

# **BIOGRAPHY OF JUIN J. LIOU**

## **I. Summary of Personal Background and Professional Contributions**

### OFFICE ADDRESS:

678 Andover Circle, Winter Springs, Florida 32708, USA; Phone: (407)761-3102; Fax: (407)365-1650; Email: juin.liou@hotmail.com

### AREA OF INTEREST:

Micro/nanoelectronics reliability, including design, modeling, simulation, and characterization of issues related to electromagnetic compatibility (EMC) and electrostatic discharge (ESD).

### EDUCATION:

B.S., 1982, University of Florida in Electrical Engineering (with honors)  
M.S., 1983, University of Florida in Electrical Engineering  
Ph.D., 1987, University of Florida in Electrical Engineering

### EXPERIENCE:

2017-present: Chair Professor and Director, College of Electronics and Information Engineering, Zhengzhou University, China  
2017-present: President, Emoat Corp., LLC, USA  
2013-2017 Director of Research Program, College of Engineering and Computer Science, University of Central Florida, USA  
2013-2017 Lockheed Martin St. Laurent Professor of Engineering, University of Central Florida, USA  
2009-2017 Pegasus Distinguished Professor and Analog Devices Fellow, University of Central Florida, USA  
2002-2004: Associate Dean for Graduate Studies, College of Engineering and Computer Science, University of Central Florida, USA  
1997-2009: Professor, Electrical and Computer Engineering Department, University of Central Florida, USA  
1994-2017: Director, Solid-State Electronics Lab and Device Characterization Lab, University of Central Florida, USA  
1994-1999: Graduate Program Coordinator and Resource Development Officer, Electrical & Computer Engineering Dept., University of Central Florida, USA  
1991-1997: Associate Professor, University of Central Florida, USA  
1987-1991: Assistant Professor, University of Central Florida, USA  
1985-1986: Instructor, University of Florida, USA  
1982-1986: Research Assistant, University of Florida, USA

1977-1979: Product Engineer, Tatung Company, Taipei, Taiwan, R.O.C.

### PROFESSIONAL ACTIVITY:

Fellow of the IEEE; Fellow of the IET; Fellow of the AAIA; Member of the New York Academy of Sciences; Member of National Academy of Inventors.

Regional Editor (in USA, Canada and South America), *Microelectronics Reliability*.

Associate Editor, *Simulation Journal* (VLSI and Circuit Simulation area).

IEEE Electron Devices Society Representative, IEEE Trans. Devices and Material Reliability (2016-present).

Guest Editor, *Microelectronics Reliability* Special Issue, "Reliability of Compound Devices and ICs", vol. 35, issue 3, 1996.

Guest Editor, *Microelectronics Reliability* Special Issue, "2009 International Electron Devices and Materials Symposium", vol. 50, issue 5, 2010.

Guest Editor, *Solid-State Electronics* Special Issue, "2011 International Nano-Electronics Conference", vol. 55, issue 12, 2011.

Guest Editor, *International Journal of Antennas and Propagation* Special Issue, "Modern Phased Arrays and its Hybrid Intelligent Processing", vol. 22, issue 11, 2013.

Guest Editor, *Microelectronics Reliability* Special Issue, "2014 International Electron Devices and Materials Symposium", vol. 54, issue 11, 2014.

Guest Editor, *IEEE Journal on Emerging and Selected Topics in Circuits and Systems* Special Issue, "Green Computational Trends for Security Systems", 2015.

Guest Editor, *Scientific World Journal* Special Issue, "Solution-Based Process on Electron Devices", 2015.

Guest Editor, *Microelectronic Reliability* Special Issue, "Reliability of Next-Generation Electronics," 2018.

Editorial Advisory Board, *International Journal of Electron Devices and Materials*

Editorial Advisory Board, *Advances in Microelectronic Engineering*

Editorial Advisory Board, *Journal of Semiconductors*

Editorial Advisory Board, *Microelectronics and Reliability*

IEEE Electron Device Society (EDS) Vice President

IEEE EDS Treasurer

IEEE EDS Finance Committee Chair

Member of IEEE Fellow Committee

Member of IEEE EDS Board of Governors; Member of IEEE Educational Activities Committee;

Member of IEEE EDS Chapter/Region Committee; Member of IEEE EDS Ex-Officio AdCom;

Member of IEEE Sensors Council Fellow Evaluation Committee

Chapter Partner of IEEE EDS Mexico Chapter, Venezuela Chapter, Mid-Hudson Chapter, Atlanta Chapter, and Vancouver Chapter

Honorary General Chair, IEEE International Conference on Next-Generation Electronics (2014)

Honorary General Chair, IEEE International Conference on Electron Devices and Solid-State Circuits (2013, 2016, 2017)

General Chair, IEEE International NanoElectronic Conference (2016)

General Chair, IEEE International Conference on Reliability, Maintainability, and Safety (2014)

General Chair, International Symposium on Physical Failure and Analysis of Integrated Circuits (2013, 2017, 2019)

General Chair, International Conference on Systems, Circuits and Devices (2020)

General Chair, IEEE International Conference on Electron Devices and Solid-State Circuits (2007, 2008, 2009, 2011, 2012, 2019)

General Chair, International Electron Device and Material Symposium (2009)

General Chair, International Workshop on Electrostatic Discharge Protection (2009)

General Chair, IEEE International Symposium on Next-Generation Electronics (2006, 2008, 2010, 2016, 2017, 2019, 2020)

General Chair, IEEE International Caribbean Conference on Devices, Circuits, and Systems (2008)

General Chair, IEEE/ECS ULSI Process Integration Symposium (2007)

General Chair, IEEE International Symposium on Electron Devices for Microwave and Optoelectronic Applications (2003)

General Chair, IEEE International Caracas Conference on Devices, Circuits, and Systems (2002).

Technical Program Chair, IEEE Workshop on Frontier Electronics (2007)

Technical Program Chair, IEEE International NanoElectronics Conference (2011)

International Advisory Committee Chair, International Symposium on Physical Failure and Analysis of Integrated Circuits (2009)

International Advisory Committee Chair, IEEE International Conference on Electron Devices and Solid-State Circuits (2005)

Local Program Chair, IEEE Workshop on Frontier Electronics (2004)

International Advisory Chair, IEEE International Caracas Conference on Devices, Circuits, and Systems (2004, 1997, 1995).

Technical Program Co-Chair, International Conference of Solid-State and Integrated Circuit Technology (2004, 2006, 2008, 2010, 2012, 2014)

Technical Program Chair, IEEE Hong Kong Electron Device Meeting (1998, 1999), IEEE International Reliability Physics Symposium (1997-2000), and IEEE International Caracas Conference on Devices, Circuits, and Systems (2000).

Registration Committee Chair, IEEE International Symposium on Circuits and Systems (1999).

Member of Steering Committee: IEEE International Conference on Microelectronics, IEEE International Symposium on Circuits and Systems, and IEEE Conference on Electron Devices and Solid-State Circuits.

Member of Technical Program Committee: International Symposium on Microelectronics, IEEE Southcon, IEEE Southeastcon, IEEE International Symposium on High Performance Devices, and IEEE Test Technology Technical Committee.

Consultant for OGDEN/ERC Government Systems, Wright Laboratory (Air Force), Sharp Corporation, and Superior Medical Technologies, Inc.

Reviewer for the following technical journals: Journal of Applied Physics, Applied Physics Letters, IEEE Trans. on Electron Devices, IEEE Electron Device Letters, IEEE Journal of Solid-State Circuits, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on Circuits and Systems, IEEE Transactions on Neural Networks, IEEE Transactions on VLSI Systems, IEEE Transactions on Microwave Theory and Techniques, IEE Proceedings, Solid-State Electronics, Solar Energy Materials and Solar Cells, International

Journal of Electronics, International Journal of Modeling and Simulation, International Journal of Microcircuits and Electronic Packaging, and Microelectronics Journal.

Session Organizer/Chairman, "Compound Semiconductor Devices," IEEE Hong Kong Electron Device Meeting, Hong Kong (1996, 1997, 1998, 1999).

Session Organizer/Chairman, "Solid State Electronics," IEEE Southcon, Orlando, FL (1994, 1996).

Session Organizer/Chairman, "Device Modeling and Circuit Simulation," Modeling and Simulation Conference, Pittsburgh, PA (1991, 1992).

Session Organizer/Chairman, "Science and Technology," Annual Conference of Chinese-American Scholar Association of Florida, Miami, FL (1992).

Session Organizer/Chairman, "Modeling and Simulation of HBT," IEEE International Symposium on High Performance Devices, Leeds, UK (1996, 1997, 1999).

Secretary, Chinese-American Scholar Association of Florida (1991-1992).

Vice-President, Chinese-American Association of Central Florida (1994).

President, Chinese-American Association of Central Florida (1995).

Vice-President, Chinese-American Scholar Association of Florida (1999-2000).

Visiting Senior Fellow, Electrical Engineering Dept., National University of Singapore, Singapore, June 1997 to Dec. 1997.

Conducted an invited 3-day tutorial "Advanced Semiconductor Device Physics and Modeling," Singapore, Aug. 1995.

Conducted an invited 2-day tutorial "MOSFET Device Physics, Simulation, and Parameter Extraction," Singapore, Jan. 1997.

Conducted an invited 2-week short course, "Advanced Semiconductor Device Physics and Modeling," Wuhan, China, May 2001.

Conducted an invited 4-day short course, "Modern RF Transistors: Design, Modeling, and Applications," Taipei, Taiwan, Oct. 2003.

Conducted an invited 2-day short course, "Design and Modeling of Electrostatic Discharge Protection for Microchips," Shanghai, China, June 2006.

Conducted an invited tutorial, "Recent advances and compact modeling of RF CMOS," 2004 Nanotechnology Conference, Boston, MA, March 2004.

Conducted an invited tutorial, "Electrostatic discharge protection for microchips," International Symposium on Physical Failure and Analysis, Hsinchu, Taiwan, July 2004.

Conducted an invited tutorial, "Design and Modeling of Electrostatic Discharge Protection for Microchips," International Conference of Solid-State and Integrated Circuit Technology, Shanghai, China, Oct. 2006.

## HONORS AND AWARDS:

### Fellows Grades at Professional Organizations

Fellow of Institute of Electrical and Electronic Engineers (IEEE) (Citation: For contributions to development of electrostatic discharge protection of integrated circuits)

Fellow of Institute of Engineering and Technology (IET) (Citation: For sustained and outstanding contributions to electron device research and education)

Fellow of Asia-Pacific Artificial Intelligence Association (AAIA) (Citation: For outstanding

contributions to the improvement of reliability of AI integrated Circuits)  
Fellow of Singapore Institute of Manufacturing Technology

#### Awards from University of Central Florida

Lockheed Martin St. Laurent Professor of Engineering, University of Central Florida (2013)  
Pegasus Distinguished Professor, University of Central Florida (2000)  
Fellow of UCF-Analog Devices, University of Central Florida (2000)  
College Research Professorship Award, University of Central Florida (2013)  
Distinguished Faculty of the Year, University of Central Florida (2009)  
Distinguished Researcher Award, University of Central Florida (four times: 1992, 1998, 2002, and 2009).  
Research Incentive Award, University of Central Florida (four times: 2000, 2005, 2010, 2015).  
Teaching Incentive Award, University of Central Florida (1995).  
Senior Department Research Award, University of Central Florida (1993).  
Senior College Research Award, University of Central Florida (1993).  
Outstanding Faculty Award, Student Engineering Council, University of Central Florida (1993).

#### Honorary Conference Chairs/Professorships

Honorary General Chair, IEEE International Symposium on Next-Generation Electronics (2014, 2022)  
Honorary General Chair, IEEE International Conference on Electron Devices and Solid State Circuits (2013, 2016, 2017)  
Chang Jiang Scholar Endowed Professor, Ministry of Education, China  
1000 Talented Expert, Ministry of Organization, China  
Renowned Overseas Scholar, Ministry of Education, China  
Chunhui Eminent Scholar, Peking University, China  
NSVL Distinguished Professor, National Semiconductor Corp., USA  
Chang Gung Endowed Professor, Chang Gung University, Taiwan  
Honorary Endowed Professor, National Taiwan University of Science and Technology, Taiwan  
International Honorary Chair Professor, National Taipei University of Technology, Taiwan  
Feng Chia Chair Professor, Feng Chia University, Taiwan  
Cao Guang-Biao Endowed Professor, Zhejiang University, Hangzhou, China  
Honorary Professor, Xidian University, Xian, China  
Consultant Professor, Huazhong University of Science and Technology, Wuhan, China  
Courtesy Professor, Shanghai Jiao Tong University, Shanghai, China  
Courtesy Professor, South China University of Technology, Guangzhou, China

#### Awards from the IEEE

IEEE Electron Devices Society Education Award, 2014 (Citation: For promoting and inspiring global education and learning in the field of electron devices)  
IEEE Joseph M. Biedenbach Outstanding Engineering Educator Award, 2004 (Citation: For contribution to exemplary teaching, research, and international collaboration)  
IEEE ICSICT Contribution Award (2016).  
IEEE Outstanding Educator Award, Florida Council (2003).

IEEE Outstanding Educator Award, Orlando Section (2003).  
IEEE 10<sup>th</sup> Anniversary Award, Hong Kong Electron Device Meeting (2003).  
Distinguished Lecturer, IEEE Electron Devices Society (2002-present).  
Outstanding Contribution Award, IEEE International Microelectronics Conference (2000).  
IEEE Engineer of the Year, Orlando Section (1992).  
Best Paper Award, IEEE International Symposium on Physical and Failure Analysis of Integrated Circuits (2010).  
Best Paper Award, IEEE International Reliability Physics Symposium (2009).

#### Other Awards Received

Outstanding Scholar Award, Taiwan Association of Academic Innovation (2017)  
Distinguished Alumni Award, St. John University, Taiwan (2013)  
Best Paper Award, American Society of Engineering Education Annual Meeting (1991)  
Best Paper Award, Taiwan ESD and Reliability Conference (2015)  
Distinguished Lecturer, National Science Council (2005-present)  
Eminent Engineer, Tau Beta Pi (1992).  
Visiting Senior Fellow, National University of Singapore, Singapore (1997).  
U.S. Air Force Summer Faculty Fellow, Air Force Office of Scientific Research, Wright-Patterson AFB, Dayton, Ohio (1992, 1993, 1994).  
Honors in B.S., Electrical Engineering Dept., University of Florida (1982).  
Who's Who Among Young American Professionals, Who's Who in the South and Southwest, Who's Who in Technology, Who's Who in Science and Engineering, Who's Who in America, Dictionary of International Biography.

#### SUMMARY OF CONTRIBUTIONS:

##### **Teaching (Details in Teaching Section)**

Taught more than 10 different undergraduate and graduate courses in Electrical Engineering with top 20% student teaching evaluations.

Supervised more than 70 M.S./Ph.D. students and visiting scholars. Many of Dr. Liou's graduate students received fellowships, summer internships, and prestigious awards from the IEEE.

Supervised more than 10 undergraduate students under research experiences for undergraduates (REU) projects funded by the National Science Foundation (NSF) and Semiconductor Research Corp. (SRC).

Developed 3 new courses in the area of microelectronics.

Published 13 text/reference books and 2 book chapters in the area of semiconductor device physics, modeling and simulation. Three more books contracted and in press/under preparation.

##### **Research (Details in Research Section)**

Published more than 320 journal papers (including 23 invited review articles) and more than 240 conference papers (including more than 110 keynote/invited papers) in the field of semiconductor device modeling, simulation, reliability, and characterization.

Awarded 55 patents on the subject of microchip ESD protection.

More than 7,000 citations have been made on the articles published by Dr. Liou, according to the citation database by Institute for Scientific Information.

Established the Semiconductor Device Characterization Lab at UCF. The lab is equipped with microelectronics measurement and testing equipment purchased from a UCF grant (\$150,000) and Lucent Technologies equipment donation (\$430,000).

Established the Solid State Electronics Lab at UCF. The lab is equipped with several high-end Sun workstations and PCs to carry out research on computer-aided design of semiconductor devices and integrated circuits.

Established the Lockheed Martin Synthetic Environment Learning Center at UCF. This center was funded by Lockheed Martin with a budget of \$500,000.

Established the Electrostatic Discharge (ESD) Design Center at Zhejiang University, China. The center, funded by the government and industry with a budget of \$500,000, is equipped with advanced probe station, ESD testing facilities, and ESD design tools.

Obtained more than \$13.0 million of research funding from federal agencies, state government, and semiconductor industry including National Science Foundation, DARPA, Navy, Air Force, NIST, Semiconductor Research Corporation, Intel Corp., Harris Semiconductor, Intersil Corp., Conexant Systems, Analog Devices, National Semiconductor, Alcatel Space, Fairchild Semiconductor, Texas Instruments, Lucent Technologies, etc.

Internationally known expert in the areas of electron devices and electrostatic discharge, as evidenced by the many keynote/invited papers at international conferences and invited presentations at companies and universities worldwide.

### **Administrative Experience and Professional Service (Details in Administrative Experience and Service Section)**

Served as the College of Engineering and Computer Science Director of Research Program. Duties include promotion of collaborative projects with the industry sectors and federal agencies, and recruitment of graduate students, and development of international academic agreements.

Served as the College of Engineering and Computer Science Associate Dean. Coordinated graduate curriculum in the College, administrated recruiting, admission, and graduation processes, allocated funding for fellowships, scholarships and tuition waivers, and represented the College on graduate affair issues. The College currently has five graduate programs and about 1,200 graduate students.

Served as the ECE Dept. Graduate Coordinator and helped to increase the graduate enrollment from about 100 in 1994 to about 250 in 1999. Coordinated graduate curriculum in the ECE Dept. and gave presentations to industry and universities about the ECE graduate program. Administrated and allocated fellowships, scholarships, and tuition waiver for graduate students in the ECE Dept.

Served as the ECE Dept. Resource Development Officer and developed collaborative educational and research programs with local industry (i.e., Lockheed Martin, Harris Semiconductor, and Lucent Technologies) and universities abroad.

Served as associate/regional editor for two international journals.

Served as the Vice President, Treasurer, Finance Committee Chair of the IEEE Electron Device Society.

Served as the general or technical program chair of for more than 15 international conferences.

Served as a technical reviewer for many journal papers, book publishers, and conferences.

Served as a chair or member for many state/university/college/departments committees.

Served as the president for two community associations in Florida.



## II. Descriptions of Teaching, Research, and Administrative Experiences and Service

### II.1 TEACHING

#### Publications Related to Teaching

- 1) Textbook (graduate-level): J. J. Liou, *Advanced Semiconductor Device Physics and Modeling*, 9 chapters, 500 pages, Artech House, Inc., Boston, Feb. 1994.
  - 2) Text book (graduate-level): J. J. Liou, *Principles & Analysis of AlGaAs/GaAs Heterojunction Bipolar Transistors*, 8 chapters, 300 pages, Artech House, Inc., Boston, Feb. 1996.
  - 3) Textbook (senior-level): J. S. Yuan and J. J. Liou, *Semiconductor Device Physics and Simulation*, 9 chapters, 350 pages, Springer Publishers, New York, May 1998.
  - 4) Textbook (graduate-level): J. J. Liou, A. Ortiz-Conde, and F. Garcia Sanchez, *Analysis And Design of MOSFETs: Modeling, Simulation, and Parameter Extraction*, 6 chapters, 350 pages, Springer Publishers, New York, Sept. 1998.
  - 5) Textbook (graduate-level): F. Schwierz and J. J. Liou, *Modern RF/Microwave Transistors: Theory, Design, and Applications*, 8 chapters, 450 pages, Wiley, New York, 2003.
- Textbook (graduate-level): J. Vinson, J. Bernier, G. Croft, and J. J. Liou, *Electrostatic Discharge Analysis and Design Handbook*, 6 chapters, 300 pages, Springer Publishers, New York, Dec. 2003.
- Textbook (graduate-level): C. Claeys, H. Iwai, M. Tao, and J. J. Liou, *ULSI Process Integration*, 7 chapters, 500 pages, The Electrochemical Society, New York, Oct. 2007.
- Textbook (graduate-level): J. J. Liou, F. Schwierz, and H. Wong, *Nanometer MOS Devices*, 5 chapters, 300 pages, World Scientific Publishers, Singapore, Jan. 2009.
- Textbook (graduate-level): Z. Gan, W. Wong, and J. J. Liou, *Semiconductor Process Reliability in Practice*, 11 chapters, 500 pages, McGraw-Hill, New York, Nov. 2012.
- Textbook (graduate-level): Y. Han, S. Dong, and J. J. Liou, *Design, Methodology, and Implementation of Electrostatic Discharge for Integrated Circuits*, 12 chapters, 400 pages, China Science and Technology Publisher, Beijing, July 2014.
- Textbook (graduate-level): Q. Cui, J. J. Liou, et al., *On-Chip ESD Protection for Radio-Frequency/Microwave Integrated Circuits*, 6 chapters, 250 pages, Springer Publisher, New York, Feb. 2015.
- Textbook (graduate-level): J. J. Liou (Editor), *Electrostatic Discharge Protection of Semiconductor Devices and Integrated Circuits*, 10 chapters, 350 pages, CRC Press, New York, Oct. 2016.
- Textbook (graduate-level): J. J. Liou and S. K. Liaw (Editors), *Recent Advances on Nano Devices and Sensors*, 12 chapters, 250 pages, De Gruyter Publisher, Boston, May 2016.

#### Courses Taught

Linear Networks; Electrical Devices and Systems; Semiconductor Device Fabrication; Fundamental Semiconductor Device Physics; Advanced Semiconductor Device Physics; Device Electronics for Integrated Circuits; Electronic Circuit Design; and Electromagnetics.

### **Curriculum Development**

Established the Solid State Electronics Lab at UCF. The lab is equipped with several high-end Sun workstations and PCs to carry out research on computer-aided design of semiconductor devices and integrated circuits.

Established the Semiconductor Device Characterization Lab at UCF. The lab is equipped with microelectronics measurement and testing equipment purchased from a UCF grant (\$150,000) and Lucent Technologies equipment donation (\$430,000).

Developed a new course in Microelectronics area, "Device Modeling and Circuit Simulation."

Developed a new course in Microelectronics area, "Device Electronics for Integrated Circuits."

Developed a new course in Microelectronics area, "Solar Cells: Theory and Application."

Developed a new course in Microelectronics area, "Advanced Semiconductor Device Physics and Modeling II."

Revised an existing course in Microelectronics area, "Advanced Semiconductor Device Physics and Modeling I."

### **Program Development**

Contributed in developing the Minority Student Mentoring Program at University of Central Florida.

Contributed in developing an educational program between UCF and Lockheed Martin, Orlando, to encourage employees at Lockheed Martin to pursue M.S. and Ph.D. degrees at UCF.

### **Graduate Students/Visiting Scholars Supervised**

Supervised 32 M.S. students (30 completed and 2 in progress), 28 Ph.D. students (24 completed and 4 in progress), and 4 visiting scholars.

#### *Dissertation and Thesis Completed*

Waisum Wong, "Computer-aided design and modeling of junction field-effect transistors," Ph.D. dissertation, Fall 1992.

Ching S. Ho, "Computer-aided analog and digital circuit design and simulation of adaptive resonance theory (ART) neural network architectures," Ph.D. dissertation, Fall 1994.

Yun Yue, "High-level free carrier injection in semiconductor devices," Ph.D. dissertation, Spring 1996.

S. H. Sheu, "Analysis and modeling of physical mechanisms contributing to the AlGaAs/GaAs heterojunction bipolar transistor reliability," Ph.D. dissertation, Spring 1997.

Jim E. Vinson, "Electrostatic discharge: protection technique and induced fusing in aluminum interconnect," Ph.D. dissertation, Fall 1998.

Jui-Chu Lee, "Characterization and modeling of electrostatic discharge (ESD) in semiconductor devices and ICs," Ph.D. dissertation, Summer 2000.

Qiang Zhang, "Statistical modeling of MOS devices, circuits, and interconnects for

improved manufacturability of IC design,” Ph.D. dissertation, Spring 2001.

Xiaofang Gao, “Development of improved CAD tools for electrostatic discharge simulation of semiconductor devices and integrated circuits,” Ph.D. dissertation, Fall 2002.

Zhi Cui, “Development of a Spice-like reliability model for RF CMOS devices and IC’s,” Ph.D. dissertation, Spring 2005.

Javier Salcedo, “Design and characterization of electrostatic discharge protection for microchips,” Ph.D. dissertation, Summer 2006.

Ji Chen, “Design, modeling and optimization of spiral inductors for RF applications,” Ph.D. dissertation, Fall 2006.

Hao Ding, “Compact modeling of four-terminal junction field-effect transistors,” Ph.D. dissertation, Spring 2007.

Lifang Lou, “Design and compact modeling of silicon controlled rectifier for electrostatic discharge protection applications,” Ph.D. dissertation, Fall 2008.

Zhiwei Liu, “Design of silicon controlled rectifiers for robust electrostatic discharge protection applications,” Ph.D. dissertation, Summer 2009.

You Li, “Design of low-capacitance, high-speed electrostatic discharge devices for low-voltage protection applications,” Ph.D. dissertation, Fall 2010.

Xiang Liu, “Modeling and simulation of reliability of GaAs heterojunction bipolar transistor (HBT) and HBT-based integrated circuits,” Ph.D. dissertation, Summer 2011.

Slavica Malobabic, “Transient safe operation area for ESD applications,” Ph.D. dissertation, Summer 2012.

Wen Liu, “Design and characterization of silicon nanowire and organic technologies for ESD applications,” Ph.D. dissertation, Fall 2012.

Qiang Cui, “Design and development of electrostatic discharge protection solutions for high-speed input/output interfaces,” Ph.D. dissertation, Spring 2013.

Sirui Luo, “Design, characterization and analysis of component level ESD protection solutions,” Ph.D. dissertation, Spring 2015

Zhixin Wang, “Design of novel devices and circuits for ESD protection applications in advanced semiconductor technologies,” Ph.D. dissertation, Spring 2015.

Yunfeng Xi, “Design and optimization of electrostatic discharge and surge protection solutions,” Ph.D. dissertation, Spring 2016.

Meng Miao, “Development of robust and accurate compact models for electrostatic discharge protection applications,” Ph.D. dissertation, Spring 2017.

Xiaozhong Huang, “Robust and latchup-immune devices for ESD protection of high-voltage integrated circuits,” Ph.D. dissertation, Fall 2017.

William A. Drafts, "Modeling the heterojunction bipolar transistor for computer aided simulation," M.S. thesis, Spring 1990.

Scott Knapp, "Charge transport in acoustic charge transport devices," M.S. thesis, Fall 1990.

Ken L. Jones, "Application of response surface and robust design methods to semiconductor process and device modeling," M.S. thesis, Fall 1991.

Hooman Shakouri, "Numerical simulation and fabrication of photoconductive circuit elements," M.S. thesis, Fall 1992.

- Huiping Chen, "One step direct convergence characteristics of hebbian-type associative memory with failed interconnections," M.S. thesis, Spring 1993.
- Donald Wuerz, "Adaptive resonance theory (ART) neural network circuit design and simulation," M.S. thesis, Fall 1993.
- Andrew Kager, "Numerical study of single and multiple emitter finger AlGaAs/GaAs heterojunction bipolar transistors," M.S. thesis, Fall 1994.
- Dilip Gupta, "Optimization of Si homojunction and Si/SiGe heterojunction bipolar transistors," M.S. thesis, Fall 1994.
- Ashok Parthasarathy, "Simulation and analysis of semiconductor device using a two-dimensional device simulator," M.S. thesis, Fall 1994.
- Shiow-Feng Lin, "Modeling the AlGaAs/GaAs heterojunction bipolar transistors operating between 300 and 500 K," M.S. thesis, Spring 1995.
- Revathi Narayanan, "Device parameters extraction of submicron MOSFETs using device simulator," M.S. thesis, Summer 1995.
- Jianzhong Xu, "Simulation and modeling of junction field-effect transistors," M.S. thesis, Spring 1996.
- Zahid A. Latif, "Methods for extracting the MOSFET model parameters: simulations and applications," M.S. thesis, Fall 1996.
- Md Hassan, "Extraction of key model parameters for conventional and LDD MOSFETs," M.S. thesis, Summer 1997.
- Jing Xue, "A comprehensive and physics-based model for the quasi-neutral-region capacitance of p/n junction devices and its application to SPICE simulation," M.S. thesis, Summer 1997.
- Rick Langford, "Semiconductor fabrication yield modeling," M.S. thesis, Spring 1998.
- Xiaochong Cao, "Parameter extraction and optimization of new industry standard VBIC95 model," M.S. thesis, Spring, 1998.
- Md. Anamul Hoque, "Simulation and characterization of electrostatic discharge in semiconductor devices," M.S. thesis, Fall 1999.
- Shaed Hasan, "Simulation of poly-depletion effect on the characteristics of polysilicon-gate MOSFETs," M.S. thesis, Fall 2000.
- Ying Tan, "Analysis of Reliability of AlGaAs/GaAs HBTs based on device simulation," M.S. thesis, Fall 2000.
- Rozina Shireen, "Simulation of the effect of polysilicon-gate depletion on the subthreshold behavior of submicron MOSFETs," M.S. thesis, Summer 2001.
- Ji Chen, "Design of spiral inductor for RF applications," M.S. thesis, Spring 2006.
- Chi-Tae Chen, "Database development of ESD protection designs," M.S. thesis, Fall 2006.
- Xiang Liu, "Simulation of reliability of GaAs-based heterojunction bipolar transistors," M.S. thesis, Fall 2006.
- Brian Cheng, "Modeling of deep submicron MOS devices," M.S. thesis, Fall 2006.
- Slavica Malobabic, "TCAD simulation of safe operating area for ESD applications," M.S. thesis, Spring 2009.
- Blerina Aliaj, "2.5-D simulation of power array subject to ESD stresses," M.S. thesis, Fall 2009.

Wen Liu, "Characterization of emerging technologies for ESD protection applications," M.S. thesis, Spring 2010.  
David Ellis, "Prediction of oxide failure under ESD stresses," M.S. thesis, Fall 2011.

#### *Visiting Scholars*

Wen-Yi Zhou, "Modeling and simulation of AlGaAs/GaAs HBTs," home institution: Tsinghua University, China, Fall 1996-Summer 1997, supported by the Chinese Academic & of Science.  
Adelmo Ortiz-Conde, "Parameter extraction of advanced MOS devices," home institution: Simon Bolivar University, Venezuela, Fall 1997-Summer 1998, supported by the Science Foundation in Latin America.  
Seonghearn Lee, "Modeling and characterization of advanced MOS devices," home institution: Hankuk University of Foreign Studies, Korea, Spring 2001, supported by the Korea National Science Foundation.  
Abdul Baloch, "Design and characterization of Si/SiGe HBTs," home institution: Mehran University of Engineering & Technology, Pakistan, Spring 2001, supported by Fulbright Foundation.

#### *Awards Supervised Students Received*

W. W. Wong, Outstanding Graduate Student Award, IEEE Orlando Section, 1990.  
W. W. Wong, Student Excellence in Research Award, University of Central Florida, 1991.  
Hooman Shakouri, Student Excellence in Research Award, University of Central Florida, 1991.  
D. Wuerz, Who's Who in American Colleges and Universities, 1992.  
Andy Kager, Research Graduate Student Summer Internship, Air Force Research Laboratory, Dayton, Ohio, 1994.  
Yun Yue, Outstanding Graduate Student Award, IEEE Orlando Section, 1996.  
Zahid Latif, Graduate Student Summer Internship, Lucent Technologies, Orlando, FL, 1996.  
R. Lee, Graduate Student Summer Internship, Harris Semiconductor, Melbourne, FL, 1998.  
A. Sun, Graduate Student Summer Internship, Lucent Technologies, Orlando, FL, 1998.  
Y. Ma, Summer Fellowship, University of Central Florida, 1999.  
Q. Zhang, Graduate Student Summer Internship, Lucent Technologies, Orlando, FL, 1999.  
Kelcia Edwards, Undergraduate Summer Scholarship, Semiconductor Research Corporation, 1999.  
Q. Zhang, Graduate Student Summer Internship, Lucent Technologies, Orlando, FL, 2000.  
S. Roberts, Undergraduate Student Summer Internship, Lucent Technologies, Orlando, FL, 2000.  
Ying Tan, Graduate Enhancement Award, University of Central Florida, 2000.  
X. Gao, EE Graduate Fellowship, University of Central Florida, 2000.  
G. Yi, EE Graduate Fellowship, University of Central Florida, 2001.  
Zhi Cui, Provost Fellowship, University of Central Florida, 2001.  
M. Gupta, Graduate Summer Internship, Philips Research Laboratory, Belgium, 2001.  
Ji Chen, Graduate Student Summer Internship, Skyworks Inc., LA, CA, 2002.  
Yue Fu, Presidential Fellowship, University of Central Florida, 2002.  
Javier Salcedo, Outstanding Graduate Student Award, IEEE Orlando Section, 2003.  
Ji Chen, Graduate Student Summer Internship, Conexant Systems, LA, CA, 2003-2005.

Javier Salcedo, Graduate Student Summer Internship, National Institute of Standards and Technology, Washington DC, 2003-2006.  
 Javier Salcedo, EDS Graduate Student Fellowship Award, IEEE Worldwide, 2003.  
 Hao Ding, Graduate Student Summer Internship, Texas Instruments, Dallas, TX, 2004-2005.  
 Lifang Lou, Graduate Student Summer Internship, Fairchild Semiconductor, Portland, ME, 2005-2006.  
 Dennis Chen, Graduate Student Summer Internship, Taiwan Semiconductor Manufacturing Co., Taiwan, 2005.  
 Slavica Molbabic, Graduate Student Fellowship Award, IEEE Region 9, 2005.  
 Xiang Liu, Graduate Student Summer Internship, Intersil Corp., 2006.  
 Brain Cheng, Graduate Student Summer Internship, Conexant Systems, 2006.  
 Zhiwei Liu, Outstanding Graduate Student Award, IEEE Orlando Section, 2007.  
 Blerina Aliaj, EDS Master Student Fellowship Award, IEEE Worldwide, 2008.  
 Xiang Liu, Outstanding Graduate Student Award, IEEE Orlando Section, 2008.  
 You Li, Outstanding Graduate Student Award, IEEE Orlando Section, 2009.  
 David Ellis, Outstanding Graduate Student Award, IEEE Orlando Section, 2010.  
 Wen Liu, Outstanding Graduate Student Award, IEEE Orlando Section, 2012.  
 Zhixin Wang, Graduate Student Scholarship Award, IEEE Orlando Section, 2012.

## II.2 RESEARCH

### **Research Grants and Contracts**

Principal or coprincipal investigator for over \$13.0 million of research grants from federal agencies (NSF, DARPA, NASA, Air Force, Navy, NIST), State, and industry (Semiconductor Research Corp., Intel Corp., Lucent Technologies, Texas Instruments, Conexant Systems, Alcatel Space, Harris Semiconductor, National Semiconductor, Fairchild Semiconductor, Analog Devices, Intersil Corporation, Maxim Integrated Systems, Allegro Microsystems, Lockheed Martin, etc.).

"Modeling the Heterojunction Bipolar Transistors-I," Advanced Research Project Agency (Co-PI), \$300,000, Sept. 1988-Sept. 1989.

"Modeling the Heterojunction Bipolar Transistors-II," Advanced Research Project Agency (Co-PI), \$300,000, Sept. 1989-Sept. 1991.

"Neural Network Design for Wafer Scale Integration," Advanced Research Project Agency (Co-PI), \$97,000, Sept. 1989-Sept. 1991.

"Designing the Photoconductive Switch for Power Applications-I," Florida High Tech. Council (PI), \$20,000, Jan. 1988-Dec. 1988.

"Designing the Photoconductive Switch for Power Applications-II," Florida High Tech. Council (PI), \$50,000, Jan. 1989-Dec. 1989.

"Designing the Photoconductive Switch for Power Applications-III," Florida High Tech. Council (PI), \$50,000, Jan. 1990-Dec. 1990.

"Acoustic/Semiconductor Integration-I," Florida High Tech. Council (Co-PI), \$130,000, Jan. 1988-Dec. 1988.

"Acoustic/Semiconductor Integration-II," Florida High Tech. Council (Co-PI), \$200,000, Jan. 1989-Dec. 1989.  
 "Acoustic/Semiconductor Integration-III," Florida High Tech. Council (Co-PI), \$95,000, Jan. 1990-Dec. 1990.  
 "Modeling the Junction Field-Effect Transistor for CAD," DSR/UCF (PI), \$5,000, May 1989-May 1990.  
 "A Neural Network-Based Adaptive Sensor Array System-II," Florida High Tech. Council (PI), \$25,000, Jan. 1991-Dec. 1991.  
 "A Neural Network-Based Adaptive Sensor Array System-III," Florida High Tech. Council (PI), \$40,000, Jan. 1992-Dec. 1992.  
 "A Neural Network-Based Adaptive Sensor Array System-IV," Florida High Tech. Council (PI), \$38,000, Jan. 1993-Dec. 1993.  
 "Design and Modeling the HBT's" DSR/UCF Development Grant (PI), \$10,000, June 1991-June 1992.  
 "PISCES Simulations of Photoconductive Circuit Elements," ORDEN/ERC Government Systems, Boston, MA (PI), \$2,500, Dec. 1991.  
 "Circuit Design and Simulation of Neural Network," DSR/UCF Special Grant (Co-PI), \$5,000, June 1992-June 1993.  
 "A Physics-Based Heterojunction Bipolar Transistor Model Including Thermal, Avalanche Multiplication, and Multi-Emitter Finger Effects," Air Force Office of Scientific Research (PI), \$20,000, Jan. 1993-Dec. 1993.  
 "Software Donation of MEDECI 1.1, HD-AAM, and LT-AAM for the Heterojunction Bipolar Transistor Research," Technology Modeling Associates, Inc., Palo Alto, CA (Co-PI), \$35,000, June 1993.  
 "Study of Commutation Voltage and Current-Handling Characteristics of Optically-Activated Silicon Switches," Office of Naval Research (PI), \$18,000, Aug. 1993-July 1994.  
 "Hardware Implementation of ART-1 and Fuzzy ART Neural Networks," Harris Semiconductor Corp., Melbourne, FL (PI), \$10,000, Aug. 1, 1993-July 31, 1994.  
 "A Neural Network-Based Adaptive Sensor Array System-V," Florida High Tech. Council (PI), \$25,000, Jan. 1994-Dec. 1994.  
 "Investigation of AlGaAs/GaAs Heterojunction Bipolar Transistor Reliability Based on Noise and Leakage Current Characteristics," Air Force Office of Scientific Research (PI), \$25,000, Jan. 1995-Dec. 1995.  
 "Design, Simulation and Fabrication of High Quantum Efficiency Photodetectors," L. J. Edison Laboratories (PI), \$25,000, May 1995-Apr. 1997.  
 "Summer Mentoring of Minority Students in Science and Engineering," UCF Strategic Planning Award (Co-PI), \$26,100, May 1995-Apr. 1996.  
 "Analysis and Modeling of AlGaAs/GaAs Heterojunction Bipolar Transistor Reliability," Defense Advanced Research Project Agency (PI), \$52,000, Mar. 1996-Feb. 1997.  
 "Research on Low Cost Platform," Lockheed Martin (Co-PI), \$10,000, Feb. 1996-Jan. 1997.  
 "Development of Power Electronics Undergraduate Curriculum," UCF Strategic Planning Award (Co-PI), \$25,000, May 1996-Apr. 1997.  
 "Development of Bipolar Transistor Parameter Extraction Software for Industry Standard VBIC95 Model," Lucent Technologies (PI), \$32,000, Sept. 1996-June 1997.

"Development of Bipolar Transistor Parameter Extraction Software for Industry Standard VBIC95 Model," (continuation) Lucent Technologies (PI), \$38,000, Jan. 1 1998-Dec. 31, 1998.  
 "An Improved Methodology for SPICE simulation of Electrostatic Discharge (ESD) in Integrated Circuits," Harris Semiconductor (PI), \$50,000, Jan. 1, 1998-Dec. 31, 1999.  
 "Enhancement of Microelectronics Program in the ECE Dept. at UCF," Florida I-4 Corridor Council (Co-PI), \$250,000, July 1, 1998-June 30, 1999.  
 "Development of Synthetic Environment Learning Center at University of Central Florida," Lockheed Martin (Co-PI), \$500,000, Jan. 1, 1999-Dec. 31, 2002.  
 "Research Experiences for Undergraduates in Process Automation and Device/Circuit Designs for Semiconductor Manufacturing," National Science Foundation (Co-PI), \$170,000, Jan. 1, 1999-Dec. 31, 2000.  
 "Development of Microelectronics Design Center at UCF," UCF Equipment Funding Award (PI), \$145,465, Feb. 1999.  
 "Equipment for Measuring the Flat Panel Display Manufacturing," UCF Equipment Funding Award (Co-PI), \$52,000, Feb. 1999.  
 "Equipment for Microelectronics Design Center at University of Central Florida," Lucent Technologies (PI), \$430,000, March 1999.  
 "International Cooperative Research Project Between University of Central Florida and Technical University Ilmenau, Germany," National Science Foundation (PI), \$22,100, Feb. 1, 1999-Jan. 31, 2001.  
 "Development of Improved Methodology for Measurements and SPICE Simulation of Electrostatic Discharge in Integrated Circuits," Semiconductor Research Corporation (PI), \$150,000, Dec. 1, 1998-Nov. 30, 2001.  
 "SRC Summer Undergraduate Scholarship for ESD Research," Semiconductor Research Corporation (PI), \$5,000, May 1, 1999-April 30, 2000.  
 "Measurements, Modeling, and Simulation of Electrostatic Discharge in Semiconductor Devices," Intersil Corp. and UCF (PI), \$40,000, July 1, 1999-June 30, 2000.  
 "Research in Digital Signal Processing/Wireless Communications Technology," Intersil Corp. (Co-PI), \$270,000, Jan. 1, 2000-Dec. 31, 2002.  
 "Graduate Students Summer Internship on Microelectronics Projects," Lucent Technologies (PI), \$86,400, May 1, 2000-Aug. 31, 2002.  
 "International Travel Grant," National Science Foundation (PI), \$1,200, June 2000.  
 "International Travel Grant," College of Engineering & Computer Science, UCF (PI), \$1,500, Nov. 2000.  
 "SRC Research Experiences for Undergraduates in Microelectronics," Semiconductor Research Corporation (PI), \$60,000, Oct. 1, 2000-Sept. 1, 2002.  
 "Intersil/UCF Partnership on Wireless Communications," I-4 Phase III (Co-PI), \$60,000, July 1, 2000-June 30, 2001.  
 "From Antennas to Bits: Intersil Corp./UCF Partnership," I-4 Phase IV (Co-PI), \$70,000, Jan. 1, 2001- Dec. 31, 2001.  
 "Physical Transport Models for Nano-Scale MOS Devices, with Applications to Computer-Aided Design for Next-Generation Integrated Circuits," Semiconductor Research Corporation (Co-PI), \$35,000, Jan. 1, 2001-Dec. 31, 2001.  
 "From Antennas to Bits: Intersil Corp./UCF Partnership," I-4 Phase V (Co-PI), \$90,000, Jan. 1,



2002-Dec. 31, 2002.

“Development of Electrostatic Discharge Protection Circuitry for RF Microchips,” Intel Corporation (PI), \$60,000, Mar. 1, 2002-Dec. 31, 2003.

“Research in Digital Signal Processing/Wireless Communications Technology,” Intersil Corp. (Co-PI), \$90,000, Jan. 1, 2003-Dec. 31, 2003.

“From Antennas to Bits: Intersil Corp./UCF Partnership,” I-4 Phase VI (Co-PI), \$72,000, Jan. 1, 2003-Dec. 31, 2003.

“Isolated Top and Bottom Gate Junction Field-Effect Transistor Model for CAD Circuit Design,” Semiconductor Research Corp./Texas Instruments (PI), \$150,000, May 1, 2003-April 30, 2006.

“Electrostatic Discharge Protection for Multi-Technology Systems on a Chip,” National Institute of Standards and Technology (PI), \$25,000, July 1, 2003-Dec. 31, 2003.

“Design and Development of Robust ESD Protection Structures,” Intersil Corp./I-4 (PI), \$60,000, Oct. 1, 2003-Dec. 31, 2004.

“Electrostatic Discharge Protection for Gas-Sensor and MEMS Chip,” National Institute of Standards and Technology (PI), \$25,000, April 1, 2004-Dec. 31, 2004.

“Reliability Study and Modeling of RF CMOS for Wireless Applications,” Conexant Systems/I-4 (PI), \$45,000, April 1, 2004-Mar. 1, 2005.

“Reliability Study and Modeling of GaAs-Based HBT’s” Alcatel Space Co. (PI), \$45,000, July 1, 2004-June 30, 2005.

“Electrostatic Discharge Protection for Gas-Sensor and MEMS Chip,” National Institute of Standards and Technology (PI), \$60,000, Oct. 1, 2004-Dec. 31, 2005.

“Noise Characterization and Modeling of MOS Devices for Wireless Applications,” Conexant Systems/I-4 (PI), \$75,000, Feb. 1, 2005-June 30, 2006.

“Design and Development of Robust ESD Protection Structures,” Intersil Corp./I-4 (PI), \$85,000, Feb. 1, 2005-June 30, 2006.

“Modeling and Design of MOS Devices for Wireless Applications,” Conexant Systems/I-4 (PI), \$85,000, Jan. 1, 2006-Dec. 31, 2006.

“Development of Robust ESD Protection Structures for Data Communication Transceiver,” Intersil Corp./I-4 (PI), \$116,000, May 1, 2006-Aug. 31, 2007.

“Design and Development of Robust ESD Protection Solutions,” Fairchild Semiconductor, (PI), \$30,000, Aug. 1, 2006-Aug. 31, 2007.

“Electrostatic Discharge Protection for Gas-Sensor and MEMS Chip,” National Institute of Standards and Technology (PI), \$29,800, Mar. 1, 2006-Oct. 31, 2006.

“Evaluation and Qualification of GaAs-Based HBT’s for Space Applications,” Alcatel Space Co. (PI), \$45,000, Dec. 15, 2006-Dec. 31, 2007.

“ESD Design, Modeling and Simulation,” Huahong-NEC Corp. (PI), \$35,000, Dec. 2006-Dec. 2007.

“Robust ESD Designs for Mixed Analog/Digital Integrated Circuits,” Analog Devices Inc. (PI), \$75,000, May 1, 2007-April 30, 2008.

“Design and Development of ESD Protection for High-Speed Interface Microchips,” Intersil Corp./I4 (PI), \$120,000, Sept. 1, 2007-Dec. 31, 2008.

“Failure Matrix Development for CDM ESD Events,” Analog Devices Inc. (PI), \$600,000, Sept. 1, 2008-Aug. 30, 2014.

“Nanotechnology ESD for the Next-Generation Electronics,” Korea Nanotechnology Council (PI), \$200,000, June 1, 2008-Dec. 31, 2011.

“Development of a Standard Methodology for the Design and Optimization of ESD Protection of Power Switching Regulators,” National Semiconductor Corp. (PI), \$180,000, June 1, 2008-May 31, 2011.

“Electrostatic Dust Hazard Prediction and Control for Lunar and Mars Missions,” NASA Space Initiative (Co-PI), \$1,200,000, Feb. 1, 2009-Jan. 31, 2012.

“Design and Characterization of Transient Power Clamps for ESD Protection Applications,” Intersil Corp. (PI), \$220,000, May 1, 2011-Apr. 30, 2016.

“Design and Development of System-Level ESD Protection Solutions,” Maxim Integrated Systems (PI), \$40,000, Oct. 1, 2012-Sept. 30, 2013.

“Design, Characterization, and Optimization of Electrostatic Discharge (ESD) Power Clamps for Automotive Electronics,” Allegro Microsystems (PI), \$40,000, May 1, 2013-April 30, 2014.

“Failure Matrix Development for CDM ESD Events,” Analog Devices Inc. (PI), \$600,000, Sept. 1, 2014-Aug. 30, 2019.

“Design, Characterization, and Optimization of Electrostatic Discharge (ESD) Power Clamps for Automotive Electronics,” Allegro Microsystems (PI), \$144,000, May 1, 2014-April 30, 2017.

“Design and Characterization of Electromagnetic Compatibility for Integrated Circuits,” Siruiqi Information Corp. (PI), \$52,000, Jan. 1, 2015-Dec. 31, 2016.

“Design and Development of GaN-Based ESD Protection Solutions,” CNSF (PI), \$100,000, Jan. 1, 2018-Dec. 31, 2021.

### **Research Center/Lab Development**

Electrostatic Discharge (ESD) Lab, University of Central Florida. Funded by projects from several leading semiconductor companies in the U.S., this lab is equipped with the state of the art ESD testing equipment and several high-end servers to carry out research on the design, simulation, and characterization of ESD protection technologies.

Semiconductor Device Characterization Lab, University of Central Florida. The lab is equipped with microelectronics measurement and testing equipment purchased from a UCF grant (\$150,000) and Lucent Technologies equipment donation (\$430,000).

Synthetic Environment Learning Center at UCF. This center was funded by Lockheed Martin with a budget of \$500,000.

Electrostatic Discharge (ESD) Design Center, Zhejiang University, China. The center was funded by grants totaling \$500,000 from the Chinese government, Zhejiang University and semiconductor industry in China. The center is equipped with advanced probe station, ESD testing facilities, and ESD design tools.

Electrostatic Discharge (ESD) Design and Failure Analysis Center, Singapore Institute of manufacturing Technology (SIMTech), Singapore. The center was funded by a grant of \$1,000,000 from the government and semiconductor industry in Singapore. The center is equipped with advanced probe station, ESD testing and failure analysis facilities.

Innovation and Commercialization Center for Application-Specific Integrated Circuits, Kunshan Institute of High Technology, China. The center was funded by a grant of \$2,500,000 from the Kunshan City government. The center is equipped with advanced probe station, ESD

testing and high-frequency characterization facilities.

### **Publications**

18 patents, 13 books, 2 book chapters, 330 refereed journal articles (including 23 invited review articles), 256 conference papers (including 124 keynote/invited papers), and 1 conference proceedings. List of publications attached at the end of vitae.

## **II.3 ADMINISTRATIVE EXPERIENCES AND SERVICE**

### **Administrative Experiences as Associate Dean in College of Engineering and Computer Science**

Coordinated the graduate programs in the College of Engineering and Computer Science (CECS). The college has 5 graduate programs and more than 1,200 graduate students.

Allocated scholarships, fellowships, and tuition waivers among the five departments in CECS (budget of about \$3 millions).

Supervised and assisted curriculum/course development in CECS.

Administered graduate applications, admissions, and graduations.

Represented the College on the university committees for graduate affairs.

Served as the College representative to promote and establish cooperative programs in the industry and at universities worldwide.

Recruited and retained quality graduate students in the U.S. and abroad.

### **Administrative Experiences as Graduate Coordinator in Electrical and Computer Engineering Dept.**

Recruited graduate students and reviewed M.S. and Ph.D. applications in the Electrical and Computer Engineering program. Also, advised graduate students (100 Ph.D. and 150 M.S. in 1998-1999) on course enrollment, program of study, and graduation requirements.

Administered and allocated fellowships, scholarships, and tuition waiver for graduate students (budget of about \$400,000 in 1998-1999).

Coordinated graduate curriculum in the ECE Dept. and gave presentations to industry and universities about the ECE graduate program.

Developed an official and long-term research program between Lockheed Martin and UCF. The program is intended to encourage the employees at Lockheed Martin to pursue M.S. and Ph.D. degrees at UCF and to provide the ECE faculty incentives to supervise students from Lockheed Martin. About 15 students from Lockheed Martin enrolled in this program each year.

Led the ECE Dept. faculty in establishing training and research programs with Lucent Technologies, Orlando. Attended meetings to discuss possible training courses, and organized meetings for ECE faculty and students to present their research activities to Lucent Technologies.

Led the ECE Dept. faculty in developing the Lockheed Martin Synthetic Environment Learning Center. The center was supported by Lockheed Martin with a budget of \$500,000 for four years.

Obtained measurement and testing equipment (valued at \$450,000) donated by Lucent Technologies, Orlando to enhance the research, teaching, and training in microelectronics.

Served as the UCF representative on a State committee to promote the microelectronics design

industry in Central Florida.

Established co-op programs with AT&T Orlando, Harris Semiconductor, and Raytheon Corp.

Established international collaborative agreements between the UCF and several universities in Asia, South America, and Europe.

Served as the coordinator for College of Engineering for UCF Minority Student Mentoring Program. The purpose of the program is to help and encourage minority students to enter the graduate program at UCF.

Coordinated ECE Lab tours for high school minority students.

### **Department/College/University Committees**

College Sabbatical Committee, College of Engineering and Computer Science, 2013

Professional Fellow Committee, College of Engineering and Computer Science, 2014

International Scholar Committee, College of Engineering and Computer Science, 2014

Faculty Senate, University of Central Florida, 2010-2012

Graduate Committee, ECE Dept., 1988, 1989, 1990, 1991, 1992, 1994-1998 (chair), 1999-present

Undergraduate Committee, ECE Dept., 1992, 1993

Personnel and Tenure Committee, ECE Dept., 1991, 1993, 1994 (chair), 1995, 1998, 2000 (chair), 2001, 2002, 2004

Search Committee, ECE Dept., 1990, 1998, 1999, 2000, 2001, 2002 (chair), 2004 (chair), 2005 (chair), 2006 (chair), 2012, 2014

Microelectronics Subcommittee, ECE Dept., 1987-1990, 1991 (chair), 1992-present

Administrative Committee, ECE Dept., 1994-1998

Space and Lab Management Committee, ECE Dept., 1994 (chair)

Liaison Selection Committee, College of Engineering, 1990

Research Incentive AdHoc Committee, College of Engineering, 1991

Honors and Award Committee, College of Engineering, 1994

Laboratory Safety Committee, College of Engineering, 1994

Chemical Hygiene Committee, University of Central Florida, 1995-1998

Graduate Council, University of Central Florida, 1996-present

Research Council, University of Central Florida, 2001-2004

RIA Selection Committee, College of Engineering and Computer Science, 2002 (chair)

### **Community**

Secretary, Chinese-American Scholar Association of Florida, 1991

Vice-president, Chinese American Association of Central Florida, 1994

President, Chinese American Association of Central Florida, 1995

Vice-president, Chinese-American Scholar Association of Florida, 1999

President, Chinese-American Scholar Association of Florida, 2000

### III. List of Publications

**Total:** 18 patents, 13 books, 2 book chapters, 330 journal papers (including 23 invited review articles), 256 conference papers (including 124 keynote/invited papers), and numerous invited presentations.

#### Selected Patents

On-Chip Structure for Electrostatic Discharge Protection, U.S. Patent No. 7,202,114, 2009

Electrostatic Discharge Protection Device for Digital Circuits and for Applications with I/O Bipolar Voltage Much Higher than the Core Circuit Power Supply-I, U.S. Patent No. 7,285,828, 2010

Electrostatic Discharge Protection Device for Digital Circuits and for Applications with I/O Bipolar Voltage Much Higher than the Core Circuit Power Supply-II, U.S. Patent No. 7,479,414, 2011

Electrostatic Discharge Protection Devices with Adjustable Dual-Polarity Trigger and Holding Voltages-I, U.S. Patent No. 7,566,914, 2012

Electrostatic Discharge Protection Devices with Adjustable Dual-Polarity Trigger and Holding Voltages-II, U.S. Patent, No. 8,283,695, 2012

Novel On-Chip Structure for Electrostatic Discharge (ESD) Applications, U.S. Patent No. 7,601,991, 2012

Silicon-Controlled Rectifier Device for High-Voltage Electrostatic Discharge (ESD) Applications, U.S. Patent No. 7,842,971, 2013

Devices with Adjustable Dual-Polarity Trigger- and Holding-Voltage/Current for High-Level of Electrostatic Discharge Protection in Submicron Mixed Signal CMOS/BiCMOS Technology, U.S. Patent No. 7,985,640, 2013

Novel Multi-Gate pHEMT Devices for On-Chip Electrostatic Discharge (ESD) Protection of Gallium Arsenide Integrated Circuits, U.S. Patent No. 9,171,963, 2014

Electrostatic Discharge Protection Device for Low-Voltage Applications, U.S. Patent No. 9,318,481, 2015

Direct Connected Silicon Controlled Rectifier (SCR) having Internal Trigger, U.S. Patent No. 9,368,486, 2015

Electrostatic Discharge (ESD) Shunting Circuits, Taiwan Patent No. I518,866, 2016

No-Snapback SCR with Adjustable Trigger and Holding Voltages for High-Voltage ESD Protection Applications, U.S. Patent, filed Oct. 2015

#### Books

1. J. J. Liou, *Advanced Semiconductor Device Physics and Modeling*, 9 chapters, 500 pages, Artech House, Inc., Boston, Feb. 1994. The book deals with the physics and modeling of eight important semiconductor devices used in integrated circuits. It has been adopted as text or reference at many universities worldwide including: University of Connecticut, University of Cincinnati, University of Illinois, Mercer University, India Institute of Technology (India), National Tsing Hua University (Taiwan), University of Simon Bolivar (Venezuela), University of Waterloo (Canada), Dong-A University

- (Korea), Technical University Ilmenau (Germany), King's College in London (United Kingdom), City University of Hong Kong (Hong Kong), University of Bordeaux (France), and National University of Singapore (Singapore).
2. J. J. Liou, ***Principles and Analysis of AlGaAs/GaAs Heterojunction Bipolar Transistors***, 8 chapters, 300 pages, Artech House, Inc., Boston, Feb. 1996. This book focuses on an increasingly important high-speed semiconductor device called the heterojunction bipolar transistor (HBT). It is a widely used reference for researchers and engineers working in the HBT area.
  3. J. S. Yuan and J. J. Liou, ***Semiconductor Device Physics and Simulation***, 9 chapters, 350 pages, Springer Publishers, New York, May 1998. A practical text/reference book addressing issues related to the designs and simulations of several important semiconductor devices.
  4. J. J. Liou, A. Ortiz-Conde, and F. Garcia Sanchez, ***Analysis and Design of MOSFETs: Modeling, Simulation, and Parameter Extraction***, 6 chapters, 350 pages, Springer Publishers, New York, July 1998. A highly useful book for the students, researchers, and engineers interested in MOS devices and ICs. It covers a wide spectrum of topics critical to the design, simulation, and parameter extraction of such devices.
  5. F. Schwierz and J. J. Liou, ***Modern RF/Microwave Transistors: Theory, Design, and Applications***, 8 chapters, 450 pages, Wiley, New York, 2003. A comprehensive and in-depth book covering the current status and future trends of semiconductor devices used in radio/microwave frequency electronic systems, such as wireless communications and high-speed internets.
- J. Vinson, J. Bernier, G. Croft, and J. J. Liou, ***Electrostatic Discharge Analysis and Design Handbook***, 6 chapters, 300 pages, Springer Publishers, New York, Dec. 2003. A practical and up-to-date book on topics relevant to the physical mechanisms, failures, modeling, simulation, and design of electrostatic discharge (ESD) protection for integrated circuits.
- C. Claeys, H. Iwai, M. Tao, and J. J. Liou, ***ULSI Process Integration***, 7 chapters, 500 pages, The Electrochemical Society, New York, Oct. 2007. This book covers recent development, progress, and advance in the area of ultra-large scale semiconductor process integration and optimization.
- J. J. Liou, F. Schwierz, and H. Wong, ***Nanometer MOS Devices***, 5 chapters, 300 pages, World Scientific Publishers, Singapore, Jan. 2009. This book provides an in-depth and up-to-date coverage on the design, modeling, and characterization of the fast growing and evolving CMOS-based nanostructure semiconductor devices used in modern and next-generation electronic systems.
- Z. Gan, W. Wong, and J. J. Liou, ***Semiconductor Process Reliability in Practice***, 11 chapters, 500 pages, McGraw-Hill, New York, Nov. 2012. This book offers a comprehensive and practical coverage on the design, modeling, and characterization pertinent to reliability and electrostatic discharge of modern MOS processes, devices, and integrated circuits.
- Y. Han, S. Dong, and J. J. Liou, ***Design, Methodology, and Implementation of Electrostatic Discharge for Integrated Circuits***, 12 chapters, 400 pages, China Science and Technology Publisher, Beijing, July 2014. This book covers a wide range of subjects pertinent to the design and development of electrostatic discharge protection solutions for modern integrated circuits.
- Q. Cui, J. J. Liou, et al., ***On-Chip ESD Protection for Radio-Frequency/Microwave Integrated Circuits***, 6 chapters, 250 pages, Springer Publisher, New York, Feb. 2015. This is the first book

focuses entirely on the concepts and approaches critical to the design and development of electrostatic discharge (ESD) protection solutions for high-frequency integrated circuits.

J. J. Liou (Editor), *Electrostatic Discharge Protection of Semiconductor Devices and Integrated Circuits*, 13 chapters, 350 pages, CRC Press, New York, Oct. 2015. A highly useful and comprehensive edited book with 13 chapters written by renowned researchers and experts in the field of electrostatic discharge protection of devices and circuits. Subjects include design, modeling and simulation of ESD protection in Si CMOS, Si BCD, Si SOI, GaAs, and GaN technologies.

J. J. Liou and S. K. Liaw (Editors), *Recent Advances on Nano Devices and Sensors*, 12 chapters, 250 pages, De Gruyter Publisher, Boston, May 2016. An edited book with chapters covering the recent progress and future directions of nano devices and sensors.

### **Book Chapters**

Z. Cui and J. J. Liou, A New Approach to Characterize and Predict Lifetime of Deep-Submicron NMOS Devices, in *Frontiers in Electrons* (Editors: H. Iwai et al.), World Scientific Publisher, 2006. This book chapter describes the development of an advanced model to predict the reliability of MOS devices.

W. Liu and J. J. Liou, Characterization of Nanowire Field-Effect Transistors under Electrostatic Discharge Stresses, in *Silicon Nanowire Field-Effect Transistors* (Editors: Y. H. Jeong and D. M. Kim), Springer Publishers, 2013. This book chapter covers the electrostatic discharge (ESD) characterization and ESD protection solutions of the emerging Si nanowire field-effect transistors.

**Journal Papers Published or Accepted (including 22 invited review papers, and the following in the leading and most referenced journals in Electron Devices area: 122 in IEEE Transactions/Letters, 82 in Solid-State Electronics, 48 in Microelectronics Reliability, and 29 in Journal of Applied Physics/Applied Physics Letters)**

#### **d)-1 Invited Review Papers**

1. J. J. Liou, "Long-term base current instability in AlGaAs/GaAs HBTs: physical mechanisms, modeling, and SPICE simulation," *Microelectronics Reliability*, vol. 38, pp. 709-725, May 1998.
  2. J. J. Liou, "Long-term base current instability: a major concern for the reliability of AlGaAs/GaAs HBTs," *Romanian Journal of Information Science & Technology*, vol. 20, pp. 1-18, July 1999.
  3. F. J. Garcia Sanchez, A. Ortiz-Conde, and J. J. Liou, "On the extraction of the source and drain series resistances of MOSFETs," *Microelectronics Reliability*, vol. 39, pp. 1173-1184, Aug. 1999.
  4. J. C. Lee, G. D. Croft, J. J. Liou, W. R. Young, and J. Bernier, "Modeling and measurement approaches for electrostatic discharge in semiconductor devices and ICs: an overview," *Microelectronics Reliability*, vol. 39, pp. 579-594, May 1999.
- A. Ortiz-Conde, F. J. Garcia Sanchez, and J. J. Liou, "On the extraction of threshold voltage, effective channel length and series resistance of MOSFETs," *Journal of Telecommunications and*

Information Technology, vol. 3, pp. 43-60, April 2000.

6. F. Schwierz and J. J. Liou, "Semiconductor devices for RF applications: evolution and current status," *Microelectronics Reliability*, vol. 41, pp. 145-168, Feb. 2001.
  7. J. E. Vinson and J. J. Liou, "Electrostatic discharge in semiconductor devices: protection techniques," *Proceedings of the IEEE*, vol. 88, pp. 1878-1900, Dec. 2000.
  8. J. J. Liou and C. I. Huang, "AlGaAs/GaAs heterojunction bipolar transistors for power applications: issues of thermal effect and reliability," *Microelectronics Journal*, vol. 32, pp. 419-432, June 2001.
  9. J. J. Liou, Q. Zhang, J. McMacken, J. Thomson, K. Stiles, and P. Layman, "Statistical modeling of MOS devices for parametric yield prediction," *Microelectronics Reliability*, vol. 42, pp. 787-795, May 2002.
- A. Ortiz-Conde, F. J. Garcia Sanchez, J. J. Liou, A. Cerderia, M. Estrada, and Y. Yue, "A review of recent MOSFET threshold voltage extraction methods," *Microelectronics Reliability*, vol. 42, pp. 583-596, May 2002.
- J. J. Liou and F. Schwierz, "RF MOSFET: recent advances, current status and future trends," *Solid-St. Electron.*, vol. 47, pp. 1881-1895, Oct. 2003.
- J. J. Liou and F. Schwierz, "Evolution and recent advances in RF transistors," *Journal of Telecommunications and Information Technology*, vol. 14, pp. 1-7, Jan. 2004.
- J. Chen and J. J. Liou, "On-chip spiral inductors for RF applications: an overview," *Journal of Semiconductor Technology and Science*, vol. 4, pp. 149-167, Sept. 2004.
- F. Schwierz and J. J. Liou, "RF transistors: recent developments and roadmap toward terahertz applications," *Solid-St. Electron.*, vol. 51, pp. 1079-1091, Aug. 2007.
- Y. Li, J. J. Liou, S. Dong, and H. Yan, "Design of robust and low-capacitance diodes for low-voltage electrostatic discharge (ESD) protection," *Journal of Science A*, pp. 167-179, July 2009.
- B. Aliaj and J. J. Liou, "Self-protection capability of integrated NLDMOS power arrays in ESD pulse regimes," *Microelectronics Reliability*, vol. 51, pp. 2015-2030, Dec. 2011.
- A. Ortiz-Conde, F. Garcia Sanchez, J. Muci, J. J. Liou, and C. S. Ho, "Revisiting MOSFET threshold extraction methods," *Microelectronics Reliability*, vol. 53, pp. 90-104, Jan. 2013.
- T. K. Chiang and J. J. Liou, "An analytical subthreshold current/swing model for junctionless cylindrical nanowire FETs (JLCNFETs)," *Facta Universitatis: Electronics and Energetics*, vol. 26, pp. 157-173, Dec. 2013.
- M. Meng, J. J. Hajjar, Y. Zhou, J. Salcedo, and J. J. Liou, "Compact failure modeling for devices subject to electrostatic discharge stresses—a review pertinent to CMOS reliability simulation," *Microelectronics Reliability*, vol. 55, pp. 15-23, Jan. 2015.
- F. Garcia-Sanchez, A. Ortiz-Conde, J. Muci, and J. J. Liou, "A unified look at the use of successive differentiation and integration in MOSFET model parameter extraction," *Microelectronics Reliability*, vol. 55, pp. 293-307, Feb. 2015.
- Y. Xi, J. Salcedo, Y. Zhou, J. J. Liou, and J. J. Hajjar, "Design and characterization of ESD solutions with EMC robustness for automotive applications," *Microelectronic Reliability*, vol. 55, pp. 2236-2246, Nov. 2015.
- A. Ortiz-Conde, J. J. Liou, et al., "A review of extraction methods for MOSFET series resistances and mobility degradation parameter," *Microelectronic Reliability*, vol. 69, pp. 1-16, Feb. 2017.



F. Garcia-Sanchez, J. J. Liou, et al., "Modeling solar cell s-shaped current-voltage characteristics with dc equivalent lumped-parameter circuits: a review," *Facta Universitatis Electronics and Energetics*, in press, Jan. 2017.

#### **d)-2 Contributed Papers**

1. J. J. Liou and F. A. Lindholm, "Lifetime determination in p/n junction diodes and solar cells including junction capacitance effects," *SolidState Electronics*, vol. 30, pp. 457562, Apr. 1987.
2. F. A. Lindholm, J. J. Liou, A. Neugroschel, and T. W. Jung, "Determination of lifetime and surface recombination velocity of p/n junction solar cells and diodes by observing transients," *IEEE Trans. Electron Devices*, vol. ED34, pp. 277285, Feb. 1987.
3. J. J. Liou, F. A. Lindholm, and J. S. Park, "Capacitance and thickness of the spacecharge region of p/n junctions," *IEEE Trans. Electron Devices*, vol. ED34, pp. 15711579, July 1987.
4. J. J. Liou and F. A. Lindholm, "Improved forward voltage p/n junction spacecharge region capacitance based on timedomain reasoning," *J. Appl. Phys.*, vol. 62, pp. 565568, July 1987.
5. J. J. Liou, "Basecollector junction capacitance of bipolar transistors operating at high current densities," *IEEE Trans. Electron Devices*, vol. ED34, pp. 23042308, Nov. 1987.
6. J. J. Liou, "Nonquasistatic capacitance of p/n junction spacecharge regions," *SolidState Electronics*, vol. 31, pp. 8186, Jan. 1988.
7. J. J. Liou and F. A. Lindholm, "Highforward voltage junction capacitance including effects of excess carrier storage in electronhole plasma," *J. Appl. Phys.*, vol. 62, pp. 38533856, Nov. 1987.
8. F. A. Lindholm and J. J. Liou, "Quasistatic capacitance of p/n junction spacecharge layers by Leibnitz rule," *J. Appl. Phys.*, vol. 63, pp. 561564, Jan. 1988.
9. J. J. Liou, F. A. Lindholm, and D. C. Malocha, "Forward voltage capacitance of heterojunction spacecharge regions," *J. Appl. Phys.*, vol. 63, pp. 50155022, May 1988.
10. J. J. Liou and J. S. Yuan, "Compact bipolar transistor model for circuit simulation," *Int. Journal of Electronics*, vol. 68, pp. 265-273, Feb. 1990.
11. J. J. Liou, "Comments on "Theoretical C(V) equation of an amorphouscrystalline heterojunction at low frequency,"" *SolidState Electronics*, vol. 31, pp. 13491350, Aug. 1988.
12. J. J. Liou and F. A. Lindholm, "Lowtemperature p/n junction spacechargeregion thickness including the effects of dopingdependent dielectric permittivity," *J. Appl. Phys.*, vol. 64, pp. 6369-6372, Dec. 1988.
13. J. J. Liou and F. A. Lindholm, "Capacitance of semiconductor p/n junction spacecharge layers: an overview," *Proceedings of the IEEE*, vol. 76, pp. 1406-1422, Nov. 1988.
14. J. J. Liou and J. S. Yuan, "Twodimensional emitterbase junction capacitance of bipolar transistors," *SolidState Electronics*, vol. 31, pp. 1541-1549, Oct. 1988.
15. J. J. Liou and F. A. Lindholm, "Thickness of the p/n junction spacecharge layers," *J. Appl. Phys.*, vol. 64, pp. 12491253, Aug. 1988.
16. J. S. Yuan, J. J. Liou, and W. R. Eisenstadt, "A physicsbased currentdependent base-resistance model for advanced bipolar transistors," *IEEE Trans. Electron Devices*,

- vol. ED35, pp. 1055-1062, July 1988.
17. J. J. Liou and H. K. Brown, and M. S. Clamme, "Characteristics of reverse recovery transient behavior of bipolar transistors for emitter parameters determination," *Solid State Electronics*, vol. 31, pp. 1595-1601, Nov. 1988.
  18. J. J. Liou, "Comment on "A compact physical large signal model for high speed bipolar transistors at high current densities part I: one dimensional model,"" *IEEE Trans. Electron Devices*, vol. ED-35, pp. 1995-1996, Nov. 1988.
  19. J. J. Liou, "Theoretical study of forward voltage heterojunction space charge region capacitance including interface state effects," *Phys. Status Solidi (a)*, vol. 112, pp. 651-659, April 1989.
- J. J. Liou, "Investigation of high current effects on the current gain of  $\text{Al}_x\text{Ga}_{1-x}\text{As}/\text{GaAs}/\text{GaAs}$  abrupt heterojunction bipolar transistors," *Solid-State Electronics*, vol. 32, pp. 169-174, Feb. 1989.
21. J. J. Liou and J. S. Yuan, "A physics-based bipolar transistor model for low temperature circuit simulation," *J. Appl. Phys.*, vol. 66, pp. 4474-4480, Nov. 1989.
  22. J. J. Liou, "Analytical base-collector heterojunction capacitance model including collector current effects," *J. Appl. Phys.*, vol. 66, pp. 286-291, July 1989.
  23. J. J. Liou and D. C. Malocha, "Modeling the non-quasi-static metal-semiconductor space-charge-region capacitance," *J. Appl. Phys.*, vol. 65, pp. 1782-1787, Feb. 1989.
  24. J. J. Liou, "Common-emitter current gain of  $\text{Al}_x\text{Ga}_{1-x}\text{As}/\text{GaAs}/\text{GaAs}$  heterojunction bipolar transistors operating at small collector current," *IEEE Trans. Electron Devices*, vol. ED-36, pp. 1850-1852, Sept. 1989.
  25. J. J. Liou, F. A. Lindholm, and B. S. Wu, "Modeling the cutoff frequency of heterojunction bipolar transistors subjected to high collector-layer current," *J. Appl. Phys.*, vol. 67, pp. 7125-7131, June 1990.
  26. J. J. Liou and J. S. Yuan, "An avalanche multiplication model for bipolar transistors," *Solid-State Electronics*, vol. 33, pp. 35-38, Jan. 1990.
  27. W. W. Wong, R. S. Winton, and J. J. Liou, "Statistical and numerical method for MOSFET integrated-circuit sensitivity simulation using SPICE," *IEE Proceedings Part G*, vol. 138, pp. 77-82, Feb. 1991.
  28. J. S. Yuan and J. J. Liou, "Circuit modeling for transient emitter crowding and two-dimensional current and charge distribution effects," *Solid-State Electronics*, vol. 32, pp. 623-631, Aug. 1989.
  29. J. J. Liou, "Modeling the steady-state collector current of  $\text{AlGaAs}/\text{GaAs}$  heterojunction bipolar transistors using a generalized drift-diffusion equation," *Phys. Stat. Sol. (a)*, vol. 118, pp. K65-K68, Apr. 1990.
  30. J. J. Liou, "Effects of bandgap narrowing on common-emitter current gain of  $\text{GaAs}$  homojunction bipolar transistors," *J. Appl. Phys.*, vol. 65, pp. 5181-5184, June 1989.
  31. J. S. Yuan, W. R. Eisenstadt, and J. J. Liou, "A novel lossy and dispersive interconnect model for integrated circuit simulations," *IEEE Trans. Components, Hybrids, and Manufacturing Technology*, vol. 13, pp. 275-280, June 1990.
  32. J. J. Liou, A. Whittaker, and J. S. Yuan, "Modeling the two-dimensional emitter-base and base-collector junction capacitances of bipolar junction transistors," *Physica Status Solidi (a)*, vol. 113, pp. K267-K271, June 1989.

33. J. J. Liou, W. W. Wong, and J. S. Yuan, "A study of base built-in field effects on the steady-state current gain of heterojunction bipolar transistors," *Solid-St. Electron.*, vol. 33, pp. 845-849, July 1990.
34. J. J. Liou et al., "A non-quasi-static small-signal model for metal-semiconductor junction diodes," *Solid-State Electronics*, vol. 33, pp. 1629-1632, Dec. 1990.
35. W. W. Wong, J. J. Liou, and J. Prentice, "An improved junction field-effect transistor for integrated circuit simulation," *IEEE Trans. Electron Devices*, vol. 37, pp. 1773-1775, July 1990.
36. J. J. Liou, "Calculation of the base current components and determination of their relative importance in AlGaAs/GaAs and InAlAs/InGaAs heterojunction bipolar transistors," *J. Appl. Phys.*, vol. 69, pp. 3328-3334, Mar. 1991.
37. J. J. Liou, "A study of the collector-emitter offset voltage of InAlAs/InGaAs and AlGaAs/GaAs heterojunction bipolar transistors," *Semiconductor Science and Technology*, vol. 5, pp. 355-357, Apr. 1990.
38. J. J. Liou, "Modeling the tunneling current in reverse-biased p/n junctions," *Solid-St. Electron.*, vol. 33, pp. 971-972, July 1990.
39. J. J. Liou and J. S. Yuan, "A physics-based large-signal heterojunction bipolar transistor model," *IEE Proceedings Part G*, vol. 138, pp. 97-103, Feb. 1991.
40. J. J. Liou, "The effects of neutron-irradiation on the current gain of AlGaAs/GaAs heterojunction bipolar transistors," *Physica Status Solidi (a)*, vol. 119, pp. 337-342, May 1990.
41. J. J. Liou, "Modeling the cutoff frequency of  $\text{Al}_x\text{Ga}_{1-x}\text{As}/\text{GaAs}/\text{GaAs}$  heterojunction bipolar transistors with proton-implanted collector region," *Solid-St. Electron.*, vol. 33, pp. 1329-1331, Oct. 1990.
42. J. J. Liou and J. S. Yuan, "Modeling the reverse base current phenomenon due to avalanche effect in advanced bipolar transistors," *IEEE Trans. Electron Devices*, vol. 37, pp. 2274-2276, Oct. 1990.
43. J. S. Yuan and J. J. Liou, "An improved latching pulse design for dynamic sense amplifiers," *IEEE J. Solid-St. Circuits*, vol. 25, pp. 1294-1299, Oct. 1990.
44. J. S. Yuan and J. J. Liou, "Array noise analysis for multi-megabit DRAM design," *Int. Journal of Electronics*, vol. 74, pp. 265-279, Feb. 1993.
45. J. J. Liou, "Comments on 'Early voltage in very-narrow-base bipolar transistors,'" *IEEE Electron Device Lett.*, vol. 11, p. 236, May 1990.
46. J. S. Yuan and J. J. Liou, "Improved bipolar model equations for small-signal circuit simulation," *Int. Journal of Electron.*, vol. 72, pp. 619-630, Apr. 1992.
47. J. J. Liou, J. S. Yuan, and W. W. Wong, "The effects of using more accurate intrinsic concentration on bipolar transistor modeling," *J. Appl. Phys.*, vol. 68, pp. 5911-5912, Dec. 1990.
48. J. S. Yuan and J. J. Liou, "An improved Early voltage model for advanced bipolar transistors," *IEEE Trans. Electron Devices*, vol. 38, pp. 179-182, Jan. 1991.
49. J. S. Yuan, W. R. Eisenstadt, and J. J. Liou, "Modeling the coupled interconnect lines for integrated circuits," *Int. Journal of Electronics*, vol. 70, pp. 751-764, Apr. 1991.
50. W. W. Wong, J. J. Liou, and J. Prentice, "A unified four-terminal JFET static model for circuit simulation," *Solid-St. Electron.*, vol. 34, pp. 437-443, 1991.

51. J. S. Yuan and J. J. Liou, "Modeling of temperature-dependent avalanche currents in advanced bipolar transistors," *Solid-St. Electronics*, vol. 34, pp. 533-534, May 1991.
52. J. J. Liou, "Correlation between electrochemical approach and electrostatic approach for modeling band discontinuities," *Physica Status Solidi (a)*, vol. 125, pp. K21-K25, June 1991.
53. J. F. Posada, J. J. Liou, and R. Miller, "An automated data acquisition system for modeling the characteristics of a soil moisture sensor," *IEEE Trans. Instrumentation and Measurement*, vol. 40, pp. 836, Oct. 1991.
54. J. J. Liou and J. S. Yuan, "Surface recombination current of AlGaAs/GaAs heterojunction bipolar transistors," *Solid-St. Electron.*, vol. 35, pp. 805-813, June 1992.
55. J. J. Liou and H. Shakouri, "Collector signal delay time and collector transit time of HBT's including velocity overshoot," *Solid-St. Electron.*, vol. 35, pp. 15-19, Jan. 1992.
56. J. J. Liou, J. S. Yuan, and H. Shakouri, "Modeling the bipolar junction transistor subjected to neutron irradiation for integrated circuit simulation," *IEEE Trans. Electron Devices*, vol. 39, pp. 593-598, Mar. 1992.
57. J. J. Liou, "Physical models for predicating the performance of Si/Si, AlGaAs/GaAs, and Si/SiGe solar cells," *Solar Energy Materials & Solar Cells*, vol. 29, pp. 261-276, May 1993.
58. J. J. Liou, "Reply to 'Comment on 'A study of base built-in field effects on the steady-state current gain of heterojunction bipolar transistors,'" *Solid-St. Electron.*, vol. 34, pp. 927-929, Aug. 1991.
59. J. J. Liou, "Current-voltage characteristics of bipolar transistors including quasi-saturation, finite collector lifetime, and high-low junction effects," *Int. Journal of Electronics*, vol. 72, pp. 89-98, Jan. 1992.
60. W. W. Wong and J. J. Liou, "Modeling the channel-length modulation coefficient for junction field-effect transistors," *Int. J. Electron.*, vol. 72, pp. 533-540, Apr. 1992.
61. H. Shakouri and J. J. Liou, "Optically-driven photoconductive devices for power-switching application--part I: theory and experimental results," *IEE Proceedings Part G*, vol. 139, pp. 343-349, June 1992.
62. J. J. Liou and J. S. Yuan, "Optically-driven photoconductive devices for power-switching application--part II: thermal modeling including heat sink," *IEE Proceedings Part G*, vol. 139, pp. 350-355, June 1992.
63. J. J. Liou, "Semiconductor device physics and modeling--Part I: overview of fundamental theories and equations," *IEE Proceedings Part G*, vol. 139, pp. 646-654, Dec. 1992.
64. J. J. Liou, "Semiconductor device physics and modeling--Part II: overview of models and their applications," *IEE Proceedings Part G*, vol. 139, pp. 655-660, Dec. 1992.
65. J. J. Liou, "Reply to comments on 'Effects of using the more accurate intrinsic concentration on bipolar transistor modeling,'" *J. Appl. Phys.*, vol. 70, pp. 3975-3976, Oct. 1991.
66. J. J. Liou and W. W. Wong, "Comparison and optimization of the performance of Si and GaAs solar cells," *Solar Energy Materials & Solar Cells*, vol. 28, pp. 9-28, Oct. 1992.
67. S. M. Knapp, D. C. Malocha, and J. J. Liou, "A simplified and efficient numerical model for the charge injection in acoustic charge transport devices," *IEEE Trans. Electron Devices*, vol. 39, pp. 1811, Aug. 1992.

68. J. J. Liou, "Detailed analysis of V-groove front surfaces for solar cells," *Int. J. Optoelectronics*, vol. 8, pp. 109-122, Apr. 1993.
69. J. J. Liou, "Charge storage in the quasi-neutral regions of Si homojunction, AlGaAs/GaAs heterojunction, and Si/SiGe heterojunction bipolar transistors," *J. Appl. Phys.*, vol. 71, pp. 4059-4065, Apr. 1992.
70. J. J. Liou and A. Zajac, "Calculation of the collector signal delay time of HBT's based on a piecewise-linear velocity profile," *Solid-St. Electron.*, vol. 36, pp. 693-696, May 1993.
71. W. W. Wong and J. J. Liou, "Two-dimensional analysis of ion-implanted, bipolar-compatible, long- and short-channel junction field-effect transistors," *IEEE Trans. Electron Devices*, vol. 39, pp. 2576-2583, Nov. 1992.
72. J. J. Liou, "A simple model for the saturation voltage and current of submicron MOSFET's," *Int. J. Electron.*, vol. 73, pp. 561-567, Sept. 1992.
73. J. J. Liou, "The effects of base grading on the Early voltage of HBT's," *Solid-St. Electron.*, vol. 35, pp. 1378-1380, Sept. 1992.
74. K. -M. Shih, D. P. Klemmer, and J. J. Liou, "Current-voltage characteristics of submicron GaAs MESFET with nonuniform channel doping profile," *Solid-St. Electron.*, vol. 35, pp. 1639-1644, Nov. 1992.
75. J. J. Liou and A. Kager, "Theoretical prediction of the performance of Si and SiC bipolar transistors operated at high temperatures," *IEEE Proceedings Part G*, vol. 140, pp. 289-293, Aug. 1993.
76. J. J. Liou, "Avalanche multiplication in forward- and reverse-active mode bipolar junction transistors," *Int. J. Electronics*, vol. 75, pp. 1143-1151, Dec. 1993.
77. H. Shakouri and J. J. Liou, "Numerical simulation of current-voltage characteristics of silicon photoconductive circuit elements," *Int. J. Numerical Modeling: Electronics Networks, Devices and Fields*, vol. 6, pp. 221-231, May 1993.
78. W. W. Wong and J. J. Liou, "JFET circuit simulation using SPICE implemented with an improved model," *IEEE Trans. CAD/ICAS*, vol. 13, pp. 105-109, Jan. 1994.
79. J. J. Liou, L. L. Liou, and C. I. Huang, "Kink effect on the base current of heterojunction bipolar transistors," *Solid-St. Electron.*, vol. 36, pp. 1222-1224, Aug. 1993.
80. J. J. Liou, L. L. Liou, C. I. Huang, and B. Bayraktaroglu, "A physics-based heterojunction bipolar transistor model including thermal and high-current effects," *IEEE Trans. Electron Devices*, vol. 40, pp. 1570-1577, Sept. 1993.
81. J. J. Liou and A. Kager, "Effects of minority-carrier ballistic transport on the collector current of submicron BJT's," *Solid-St. Electron.*, vol. 36, pp. 655-656, Apr. 1993.
82. J. J. Liou, L. L. Liou, C. I. Huang, and B. Bayraktaroglu, "Modeling the avalanche multiplication current of AlGaAs/GaAs heterojunction bipolar transistors," *Solid-St. Electron.*, vol. 36, pp. 1222-1224, Aug. 1993.
83. J. J. Liou, "Optimization of AlGaAs/GaAs heterojunction bipolar transistors for current gain, cutoff frequency, and maximum frequency," *Solid-St. Electron.*, vol. 36, pp. 1481-1491, Oct. 1993.
84. D. Wuerz, Jr., J. J. Liou, and M. Georgiopoulos, "Circuit simulation of adaptive resonance (ART) neural networks using Pspice," *Int. J. Electron.*, vol. 74, pp. 101-110, Jan. 1993.
85. J. J. Liou, "A model-based comparison of the performance of AlGaAs/GaAs and Si/SiGe

- HBTs including thermal effects," Jap. J. Appl. Phys., vol. 33, pp. L990-L992, July 1994.
86. J. J. Liou, "An analytical model for the current transport of graded heterojunction bipolar transistors," Solid-St. Electron., vol. 38, pp. 946-948, Apr. 1995.
  87. J. J. Liou, C. S. Ho, L. L. Liou, and C. I. Huang, "An analytical model for the current transport in abrupt HBTs with a setback layer," Solid-St. Electron., vol. 36, pp. 693-696, June 1993.
  88. C. S. Ho, J. J. Liou, M. Georgiopoulos, G. Heilman, and C. Christodoulou, "Analog circuit design and implementation of an adaptive resonance theory (ART) neural network architecture," Int. J. Electron., vol. 76, pp. 271-291, Feb. 1994.
  89. J. J. Liou, C. S. Ho, and A. Kager, "Determination of fitting parameters for using uniform emitter and base doping profile in bipolar transistor modeling," Solid-St. Electron., vol. 37, pp. 183-186, Jan. 1994.
  90. J. J. Liou and C. S. Ho, "A physical model for the base transit time of advanced bipolar transistors," Solid-St. Electron., vol. 38, pp. 143-147, Jan. 1995.
  91. J. J. Liou, L. L. Liou, and C. I. Huang, "The thermal-avalanche interacting behavior of AlGaAs/GaAs HBTs," Solid-St. Electron., vol. 37, pp. 1996-1998, Dec. 1994.
  92. J. J. Liou, L. L. Liou, and C. I. Huang, "An analytical model for the AlGaAs/GaAs multi-emitter finger HBT including self-heating and thermal coupling effects," IEE Proceedings Part G, vol. 141, pp. 469-475, Dec. 1994.
  93. J. J. Liou and C. I. Huang, "Surface recombination current of HBTs: a different perspective," Phys. Sta. Sol. (a), vol. 145, pp. K75-K79, Oct. 1994.
  94. J. J. Liou and C. I. Huang, "Base and collector currents of pre- and post-burn-in AlGaAs/GaAs heterojunction bipolar transistors," Solid-St. Electron., vol. 37, pp. 1349-1352, July 1994.
  95. J. J. Liou, C. I. Huang, and B. Bayraktaroglu, "Base and collector leakage currents of AlGaAs/GaAs heterojunction bipolar transistors," J. Appl. Phys., vol. 76, pp. 3187-3193, Sept. 1994.
  - A. Kager, J. J. Liou, L. L. Liou, and C. I. Huang, "A semi-numerical model for multi-emitter finger AlGaAs/GaAs HBTs," Solid-St. Electron., vol. 37, pp. 1825-1832, Nov. 1994.
  - C. S. Ho, J. J. Liou, D. L. Chen, L. L. Liou, and C. I. Huang, "Combined effects of graded and setback layers on the AlGaAs/GaAs HBT current-voltage characteristics," Solid-St. Electron., vol. 38, pp. 627-632, Mar. 1995.
  - C. S. Ho, J. J. Liou, and M. Georgiopoulos, "Mixed analog/digital VLSI implementation of ART1 memories," Journal of Microelectronic System Integration, vol. 2, pp. 23-40, Mar. 1994.
  99. A. Ortiz-Conde, J. J. Liou, F. J. Garcia Sanchez, M. Garcia Nunez, and R. L. Anderson, "Series resistance and effective channel length extraction of n-channel MOSFET at 77 K," Electron. Lett., vol. 8, pp. 670-672, Apr. 1994.
  100. X. Yi and J. J. Liou, "Surface oxidation of polycrystalline cadmium telluride thin films for Schottky barrier junction solar cells," Solid-St. Electron., vol. 38, pp. 1151-1154, June 1995.
  101. A. Ortiz-Conde, F. J. Garcia Sanchez, J. J. Liou, J. Andrian, R. L. Laurence, and P. E. Schmidt, "A generalized model for a two-terminal device and its applications to parameter extraction," Solid-St. Electron., vol. 38, pp. 265-266, Jan. 1995.

102. A. Ortiz-Conde, J. J. Liou, W. Wong, and F. J. Garcia Sanchez, "A simple method to extract the difference of the drain and source series resistances in MOSFETs," *Electron. Lett.*, vol. 30, pp. 1013-1015, June 1994.
103. J. J. Liou and A. Ortiz-Conde, "The effects of the space-charge-layer thickness modulation on the diffusion capacitances," *Jap. J. Appl. Phys.*, vol. 33, pp. 6148-6149, Nov. 1994.
104. J. J. Liou, C. I. Huang, and J. Barrette, "A model to monitor the current gain long-term instability in AlGaAs/GaAs HBTs based on noise and leakage current characteristics," *Solid-St. Electron.*, vol. 38, pp. 761-765, Apr. 1995.
105. R. Narayanan, A. Ortiz-Conde, J. J. Liou, F. J. Garcia Sanchez, and A. Parthasarathy, "Two-dimensional numerical analysis for extracting the effective channel length of short-channel MOSFETs," *Solid-St. Electron.*, vol. 38, pp. 1155-1159, June 1995.
106. C. G. Christodoulou, J. Huang, M. Georgiopoulos, and J. J. Liou, "On the application of a neural network in the design of cascaded gratings," *Microwave and Optical Technology Letters*, pp. 171-175, Mar. 1995.
107. C. G. Christodoulou, J. Huang, M. Georgiopoulos, and J. J. Liou, "Design of gratings and frequency selective surfaces using fuzzy ARTMAP neural networks," *J. Electromagnetic Waves and Applications*, vol. 9, pp. 17-36, Feb. 1995.
108. J. J. Liou, A. Ortiz-Conde, L. L. Liou, and C. I. Huang, "Thermal-avalanche interacting behavior of AlGaAs/GaAs multi-emitter finger heterojunction bipolar transistors," *Solid-St. Electron.*, vol. 38, pp. 1645-1648, Sept. 1995.
109. Y. Yue, J. J. Liou, and A. Ortiz-Conde, "High-level injection in quasi-neutral region of n/p junction devices: numerical results and empirical model," *J. Appl. Phys.*, vol. 77, pp. 1611-1616, Feb. 1995.
110. A. Kager, J. J. Liou, and C. I. Huang, "A numerical study of the effect of base and collector structures on the performance of AlGaAs/GaAs multi-finger HBTs," *Solid-St. Electron.*, vol. 38, pp. 1339-1346, July 1995.
111. Y. Yue, J. J. Liou, and A. Ortiz-Conde, "Relative errors of free-carrier density at different temperatures calculated from the Fermi-Dirac integral," *Jap. J. Appl. Phys.*, vol. 34, pp. 2286-2287, May 1995.
112. F. J. Garcia Sanchez, A. Ortiz-Conde, and J. J. Liou, "Calculating double-exponential diode model parameters from previously extracted single-exponential model parameters," *Electron. Lett.*, vol. 31, pp. 71-72, Jan. 1995.
113. C. S. Ho, J. J. Liou, A. Parthasarathy, S. F. Lin, and C. I. Huang, "Current transport in AlGaAs/GaAs heterojunction bipolar transistors operating between 300 and 500 K," *Solid-St. Electron.*, vol. 38, pp. 1759-1763, Oct. 1995.
114. A. Ortiz-Conde, F. J. Garcia Sanchez, and J. J. Liou, "An improved method for extracting the difference between drain and source resistances in MOSFETs," *Solid-St. Electron.*, vol. 39, pp. 419-421, Mar. 1996.
115. F. J. Garcia Sanchez, A. Ortiz-Conde, and J. J. Liou, "A parasitic series resistance-independent method for device-model parameter extraction," *IEE Proceedings Part G*, vol. 143, pp. 68-70, Feb. 1996.
116. Y. Yue, J. J. Liou, A. Ortiz-Conde, and F. J. Garcia Sanchez, "Effects of high-level free carrier injection on the base transit time of bipolar junction transistors," *Solid-St.*

- Electron., vol. 39, pp. 27-31, Jan. 1996.
117. C. S. Ho and J. J. Liou, "Digital VLSI circuit design and simulation of an adaptive resonance theory neural network," *Int. J. Electron.*, vol. 79, pp. 151-162, Sept. 1995.
  118. C. S. Ho and J. J. Liou, "VLSI neural network circuit using a multiple-input transconductance amplifier and digital multiplexers," *Int. J. Electron.*, vol. 79, pp. 577-583, Dec. 1995.
  119. A. Ortiz-Conde, J. J. Liou, R. Narayanan, and F. J. Garcia Sanchez, "Determination of physical mechanisms contributing to the difference between drain and source resistances in short-channel MOSFETs," *Solid-St. Electron.*, vol. 39, pp. 211-215, Feb. 1996.
  120. M. P. Hasselbeck and J. J. Liou, "Transient analysis of minority carrier diffusion in the base of p/n junction diodes and bipolar transistors," *Jap. J. Appl. Phys.*, vol. 34, pp. 5562-5566, Oct. 1995.
  121. A. Kager and J. J. Liou, "Two-dimensional numerical analysis of AlGaAs/GaAs heterojunction bipolar transistors including the effects of graded layer, setback layer, and self-heating," *Solid-St. Electron.*, vol. 39, pp. 193-199, Feb. 1996.
  122. Y. Yue and J. J. Liou, "Effects of incomplete ionization of impurity dopants on the performance of bipolar junction transistors," *Solid-St. Electron.*, vol. 39, pp. 318-320, Feb. 1996.
  123. J. J. Liou et al., "Bias, frequency, and area dependencies of high frequency noise in AlGaAs/GaAs HBTs," *IEEE Trans. Electron Devices*, vol. 43, pp. 116-122, Jan. 1996.
  124. J. J. Liou, S. H. Sheu, C. I. Huang, and D. C. Williamson, "Bias and temperature dependencies of base and collector leakage currents of AlGaAs/GaAs heterojunction bipolar transistors," *Solid-St. Electron.*, vol. 39, pp. 415-418, Mar. 1996.
  125. C. S. Ho, J. J. Liou, M. Georgiopoulos, and C. Christodoulou, "A mixed analog/digital VLSI design and simulation of an adaptive resonance theory neural network architecture," *Simulation*, vol. 66, pp. 31-39, Jan. 1996.
  126. Z. Latif, A. Ortiz-Conde, J. J. Liou, F. J. Garcia Sanchez, W. Wang, and Y. G. Chen, "Analysis of the validity of methods for extracting the effective channel length of short-channel LDD MOSFETs," *Solid-St. Electron.*, vol. 39, pp. 1093-1094, July 1996.
  127. F. Schwierz, M. Robberg, D. Nuernbergk, H. Foerster, D. Schipanski, and J. J. Liou, "An improved velocity overshoot model for submicron-gate MESFETs," *Solid-St. Electron.*, vol. 39, pp. 1522-1523, Oct. 1996.
  128. S. H. Sheu, J. J. Liou, and C. I. Huang, "Numerical analysis on determining the physical mechanisms contributing to the abnormal base current in post-burn-in AlGaAs/GaAs HBTs," *Microelectronics and Reliability*, vol. 38, pp. 163-170, Feb. 1998.
  129. S. Sheu, J. J. Liou, C. I. Huang, and D. C. Williamson, "Modeling the post-burn-in abnormal base current in AlGaAs/GaAs heterojunction bipolar transistors," *J. Appl. Phys.*, vol. 79, pp. 7348-7354, May 1996.
  130. J. J. Liou and Y. Yue, "An improved model for four-terminal junction field-effect transistors," *IEEE Trans. Electron Devices*, vol. 43, pp. 1309-1312, Aug. 1996.
  131. Y. Yue, J. J. Liou, and I. Batarseh, "An analytical insulated-gate bipolar transistor model for steady-state and transient applications under all free-carrier injection conditions," *Solid-St. Electron.*, vol. 39, pp. 1277-1282, Sept. 1996.
  132. Y. Yue, J. J. Liou, A. Ortiz-Conde, and F. Garcia Sanchez, "A comprehensive study of



- high-level free-carrier injection in bipolar junction transistors," Jap. J. Appl. Phys., vol. 35, pp. 3845-3851, July 1996.
133. W. Zhou, S. Sheu, J. J. Liou, and C. I. Huang, "Analysis of nonuniform current and temperature distributions in the emitter finger of AlGaAs/GaAs heterojunction bipolar transistors," Solid-St. Electron., vol. 39, pp. 1709-1721, Dec. 1996.
  134. M. Hassan, J. J. Liou, A. Ortiz-Conde, F. J. Garcia Sanchez, and E. Fernandes, "Drain and source resistances of short-channel LDD MOSFETs," Solid-St. Electron., vol. 41, pp. 778-780, May, 1997.
  135. Z. Latif, A. Ortiz-Conde, J. J. Liou, and F. J. Garcia Sanchez, "A study of the validity of capacitance-based method for extracting the effective channel length of MOSFETs," IEEE Trans. Electron Devices, vol. 44, pp. 340-343, Feb. 1997.
  136. M. R. Hassan, J. J. Liou, and A. Ortiz-Conde, "Gate-oxide thickness dependence of LDD MOSFET parameters," Solid-St. Electron., vol. 41, pp. 1199-1201, Aug. 1997.
  137. J. J. Liou, J. Xue, X. Cao, and W. Zhou, "A model for the quasi-neutral-region capacitance of p/n junction devices," J. Appl. Phys., vol. 81, pp. 8074-8078, June 1997.
  138. W. Wong, A. Ice, and J. J. Liou, "An empirical model for the characterization of hot-carrier induced MOS device degradation," Solid-St. Electron., vol. 42, pp. 173-175, Feb. 1998.
  139. A. Ortiz-Conde, E. Fernandes, J. J. Liou et al., "A new method to extract the threshold voltage of MOSFETs," IEEE Trans. Electron Devices, vol. 44, pp. 1523-1528, Sept. 1997.
  140. S. Sheu, J. J. Liou, and C. I. Huang, "A new approach for SPICE simulation of AlGaAs/GaAs HBT subjected to burn-in test," IEEE Trans. Electron Devices, vol. 45, pp. 326-329, Jan. 1998.
  141. J. Vinson and J. J. Liou, "Electrostatic discharge in semiconductor devices: an overview," Proceedings of the IEEE, vol. 86, pp. 399-418, Feb. 1998.
  142. W. Zhou, S. Sheu, J. J. Liou, and C. I. Huang, "A multi-emitter finger AlGaAs/GaAs HBT model including the effects of two-dimensional temperature distribution on emitter fingers," Solid-St. Electron., vol. 42, pp. 693-698, May 1998.
  143. J. J. Liou and S. Sheu, "Failure mechanism and SPICE modeling of AlGaAs/GaAs HBT long-term current instability," Microelectronics and Reliability, vol. 37, pp. 1643-1650, Oct. 1997.
  144. A. Ortiz-Conde, J. Rodriguez, F. J. Garcia Sanchez, and J. J. Liou, "An improved definition for modeling the threshold voltage of MOSFETs," Solid-St. Electron., vol. 42, pp. 1743-1746, Sept. 1998.
  145. A. Ortiz-Conde, J. J. Liou et al., "A new method for extracting the effective channel length of MOSFET," Microelectronics Reliability, vol. 38, pp. 1867-1870, Dec. 1998.
  146. A. Ortiz-Conde, Y. Ma, J. Thomson, E. Santos, J. J. Liou, et al., "Direct extraction of semiconductor device parameters using lateral optimization method," Solid-St. Electron., vol. 43, pp. 845-848, July 1999.
  147. G. Xiao, J. Lee, J. J. Liou, and A. Ortiz-Conde, "Incomplete ionization in semiconductor and its implication to device modeling," Microelectronics Reliability, vol. 39, pp. 1299-1303, Aug. 1999.
  148. F. J. Gracia Sanchez, A. Ortiz Conde, J. A. Salcedo, J. J. Liou, and Y. Yue, "A procedure

- for the extraction of the bulk-charge effect parameter in MOSFET model,” *Solid-St. Electron.*, vol. 43, pp. 1295-1298, July 1999.
149. A. Rezazadeh, S. Gashar, H. Sheng, F. Amin, A. Khalid, M. Sotoodeh, M. Couch, L. Cattani, F. Fantini, and J. Liou, “Reliability investigation of InGaP/GaAs HBTs under current and temperature stress,” *Microelectronics Reliability*, vol. 39, pp. 1809-1816, Dec. 1999.
  150. X. Cao, J. McMacken, K. Stiles, P. Layman, J. J. Liou, A. Ortiz-Conde, and S. Moinian, “Comparison of the new VBIC and conventional Gummel-Poon bipolar transistor models,” *IEEE Trans. Electron Devices*, vol. 47, pp. 427-433, Feb. 2000.
  151. C. S. Ho, J. J. Liou, and F. Chen, “An analytical MOSFET breakdown model including self-heating effect,” *Solid-St. Electron.*, vol. 44, pp. 125-131, Jan. 2000.
  152. W. Zhou, J. J. Liou, and C. I. Huang, “A semi-empirical model for the AlGaAs/GaAs HBT long-term current instability,” *Solid-St. Electron.*, vol. 44, pp. 541-548, March 2000.
  153. F. J. Garcia, A. Ortiz-Conde, G. De Mercato, J. A. Salcedo, J. J. Liou, and Y. Yue, “New and simple procedure to determine the threshold voltage of MOSFETs,” *Solid-St. Electron.*, vol. 44, pp. 673-675, May 2000.
  154. F. J. Garcia, A. Ortiz-Conde, G. De Mercato, J. A. Salcedo, J. Muci, M. Estrada, A. Cerdeira, J. J. Liou, and Y. Yue, “Validation of bulk-charge effect parameter extraction in MOSFETs,” *Microelectronics Reliability*, vol. 40, pp. 941-945, June 2000.
  155. F. Garcia Sanchez, A. Ortiz-Conde, G. De Mercato, and J. J. Liou, “Parameter extraction and signal processing using potential functions,” *Science and Technology*, vol. 4, pp. 123-136, Sept. 2000.
  156. J. C. Lee, A. Hoque, G. D. Croft, J. J. Liou, R. Young, and J. Bernier, “Electrostatic discharge (ESD) failure mechanism in semiconductor devices, with applications to ESD measurements using TLP technique,” *Solid-St. Electronics*, vol. 44, pp. 1771-1781, Oct. 2000.
  157. R. V. Rao, T. C. Chong, L. S. Tan, W. S. Lau, and J. J. Liou, “A quasi-analytical model for LT-GaAs and LT-AlGaAs MISFET devices,” *Microwave and Optical Technology Letters*, vol. 27, pp. 61-66, Oct. 2000.
  158. Q. Zhang, J. J. Liou, J. McMacken, J. Thomson, and P. Layman, “Modeling of mismatch effect in submicron MOSFETs based on BSIM3 model and parametric tests,” *IEEE Electron Device Letters*, vol. 22, pp. 133-135, Mar. 2001.
  159. J. A. Salcedo, A. Ortiz-Conde, F. J. Garcia Sanchez, J. Muci, J. J. Liou, and Y. Yue, “New approach for defining the threshold voltage of MOSFETs,” *IEEE Trans. Electron Devices*, vol. 48, pp. 809-813, April 2001.
- Y. Tan, J. J. Liou, J. Gessner, and F. Schwierz, “Analysis and reliability of AlGaAs/GaAs HBTs based on device simulation,” *Solid-St. Electronics*, vol. 45, pp. 727-734, June 2001.
- Q. Zhang, J. J. Liou, J. McMacken, J. Thomson, and P. Layman, “Development of robust interconnect model based on design of experiments and multiobjective optimization,” *IEEE Trans. Electron Devices*, vol. 48, pp. 1885-1891, Sept. 2001.
- Q. Zhang, J. J. Liou, J. McMacken, J. Thomson, and P. Layman, “SPICE modeling and quick estimation of MOSFET mismatch based on BSIM3 model and parametric tests,” *IEEE Journal of Solid-State Circuits*, vol. 36, pp. 1592-1596, Oct. 2001.

- Q. Zhang, J. J. Liou, J. McMacken, J. Thomson, and P. Layman, "Worst-case analysis and statistical simulation of MOSFET devices based on parametric test data," *Solid-St. Electron.*, vol. 45, pp. 1537-1547, Sept. 2001.
- M. Shen, M. Cheng, and J. J. Liou, "A generalized finite element method for hydrodynamic modeling of short-channel devices," *VLSI Design*, vol. 13, pp. 79-84, Nov. 2001.
- M. Shen, W. K. Yip, M. Cheng, and J. J. Liou, "An upstream flux splitting method for hydrodynamic modeling of deep submicron devices," *VLSI Design*, vol. 13, pp. 329-334, Nov. 2001.
- J. C. Lee, R. Young, J. J. Liou, G. D. Croft, and J. Bernier, "An improved experimental setup for electrostatic discharge (ESD) measurements based on TLP technique," *IEEE Trans. Instrumentation and Measurements*, vol. 50, pp. 1808-1814, Dec. 2001.
- F. Garcia Sanchez, A. Ortiz-Conde, A. Cerdeira, M. Estrada, D. Falndre, and J. J. Liou, "A method to extract mobility degradation and total series resistance of fully-depleted SOI MOSFETs," *IEEE Trans. Electron Devices*, vol. 49, pp. 82-88, Jan. 2002.
- X. F. Gao, J. J. Liou, J. Bernier, G. Croft, and A. Ortiz-Conde, "A physics-based model for the substrate resistance of MOSFETs," *Solid-St. Electron.*, vol. 46, pp. 853-857, June 2002.
- J. J. Liou, R. Shireen, A. Ortiz-Conde, F. J. Garcia Sanchez, A. Cerdeira, X. Gao, X. Zou, and C. S. Ho, "Influence of polysilicon-gate depletion on the subthreshold behavior of submicron MOSFETs," *Microelectronics Reliability*, vol. 42, pp. 343-347, Feb. 2002.
- X. F. Gao, J. J. Liou, J. Bernier, and G. Croft, "An improved model for the substrate current of submicron MOSFETs," *Solid-St. Electron.*, vol. 46, pp. 1395-1398, Sept. 2002.
- X. F. Gao, J. J. Liou, J. Bernier, G. Croft, and A. Ortiz-Conde, "Implementation of a comprehensive and robust MOSFET model in Cadence SPICE for ESD applications," *IEEE Trans. Computer-Aided Design*, vol. 21, pp. 1497-1502, Dec. 2002.
- X. F. Gao, J. J. Liou, W. Wong, and S. Vishwanathan, "An improved electrostatic discharge structure for reducing triggering voltage and parasitic capacitance," *Solid-St. Electron.*, vol. 47, pp. 1105-1110, May 2003.
- X. F. Gao, J. J. Liou, J. Bernier, G. Croft, W. Wong, and S. Vishwanathan, "Optimization of on-chip ESD protection structure for minimal parasitic capacitance," *Microelectronics Reliability*, vol. 43, pp. 725-733, May 2003.
- Z. Chi, J. J. Liou, and Y. Yue, "A new extrapolation method for long-term degradation prediction of deep-submicron MOSFETs," *IEEE Trans. Electron Devices*, vol. 50, pp. 1398-1401, May 2003.
- Z. Cui, J. J. Liou, Y. Yue, and J. Vinson, "Empirical reliability modeling for 0.18- $\mu\text{m}$  MOS devices," *Solid-St. Electron.*, vol. 47, pp. 1515-1522, June 2003.
- C. S. Ho, J. J. Liou, K. Y. Huang, and C. C. Cheng, "An analytical subthreshold current model for pocket-implanted NMOSFETs," *IEEE Trans. Electron Devices*, vol. 50, pp. 1475-1480, June 2003.
- C. S. Ho, J. J. Liou, G. Chu, and Y. C. Liu, "A comprehensive and analytical drain current model for pocket-implanted NMOSFETs," *Solid-St. Electron.*, vol. 48, pp. 327-333, Feb. 2004.
- J. A. Salcedo, J. J. Liou, and J. Bernier, "Novel and robust silicon controlled based devices for on-chip ESD protection," *IEEE Electron Device Lett.*, vol. 25, pp. 658-660, Sept. 2004.

- C. S. Ho, M. Tang, K. Y. Huang, and J. J. Liou, "An analytical threshold voltage model of NMOSFETs with hot-carrier induced interface charge effect," *Microelectronics Reliability*, vol. 45, pp. 1144-1149, July 2005.
- Z. Cui, J. J. Liou, Y. Yue, and H. Wong, "Substrate current, gate current and lifetime prediction of deep-submicron nMOS devices," *Solid-St. Electron.*, vol. 49, pp. 505-511, Mar. 2005.
- J. J. Liou, "Evolution and current status of high-speed transistors," *Electronics Spectrum*, vol. 10, pp. 4-15, Feb. 2005.
- Z. Cui and J. J. Liou, "A new approach to characterize and predict lifetime of deep-submicron NMOS devices," *International Journal of High-Speed Electronics and Systems*, vol. 16, pp. 315-323, Jan. 2006.
- C. S. Ho, J. J. Liou, H. L. Lo, and K. Yu, "Compact modeling of drain current of short-channel MOSFETs including source/drain resistance effect," *Int. Journal of Electronics*, vol. 93, pp. 137-148, Mar. 2006.
- J. A. Salcedo, J. J. Liou, and J. C. Bernier, "Design and integration of novel SCR-based devices for ESD protection in CMOS/BiCMOS technologies," *IEEE Trans. Electron Devices*, vol. 52, pp. 2682-2689, Dec. 2005.
- Z. Cui and J. J. Liou, "A Spice-like reliability model for deep-submicron CMOS technology," *Solid-St. Electron.*, vol. 49, pp. 1702-1707, Oct. 2005.
- J. Salcedo and J. J. Liou, "A novel dual-polarity device with symmetrical/asymmetrical S-type I-V characteristics for ESD protection design," *IEEE Electron Device Lett.*, vol. 27, pp. 65-67, Jan. 2006.
- H. Wong, C. K. Wong, Y. Fu, and J. J. Liou, "Characterization of oxide charge trapping in ultrathin N2O oxide using direct tunneling current," *Solid-St. Electron.*, vol. 50, pp. 170-176, Feb. 2006.
- J. A. Salcedo, J. J. Liou, M. Y. Afridi, and A. R. Hefner, "On-chip electrostatic discharge protection for CMOS gas sensor system-on-a-chip (SoC)," *Microelectronics Reliability*, vol. 46, pp. 1285-1294, Aug. 2006.
- H. Ding, J. J. Liou, K. Green, and C. Cirba, "A new compact model for four-terminal junction field-effect transistors," *Solid-St. Electron.*, vol. 50, pp. 422-428, Mar. 2006.
- Y. Fu, H. Wong, and J. J. Liou, "Characterization and modeling of flicker noise in junction field-effect transistor with drain and source trench isolation," *Microelectronics Reliability*, vol. 47, pp. 46-50, Jan. 2007.
- J. Chen and J. J. Liou, "An improved and physics-based model for symmetrical spiral inductors," *IEEE Trans. Electron Devices*, vol. 53, pp. 1300-1309, June 2006.
- H. Ding, J. J. Liou, K. Green, and C. Cirba, "An improved junction capacitance model for junction field-effect transistors," *Solid-St. Electron.*, vol. 50, pp. 1395-1399, Aug. 2006.
- Y. Wu and J. J. Liou, "Reliability study of ultrathin oxide films subject to irradiation-then-stress treatment using conductive atomic force microscopy," *Microelectronics Reliability*, vol. 47, pp. 419-421, Mar. 2007.
- C. S. Ho and J. J. Liou, "Determination of gate-bias dependent source/drain series resistance and effective channel length for advanced MOS devices," *Solid-State Electron.*, vol. 50, pp. 1774-1779, Nov. 2006.
- A. Ortiz-Conde, F. Garcia-Sanchez, J. Muci, S. Malobabic, and J. J. Liou, "A review of core

- compact models for undoped double-gate SOI MOSFETs,” IEEE Trans. Electron Devices, vol. 54, pp. 131-140, Jan. 2007.
- J. Chen and J. J. Liou, “Modeling of on-chip differential inductors and transformers/baluns,” IEEE Trans. Electron Devices, vol. 54, pp. 369-371, Feb. 2007.
- Y. Fu, X. Cheng, J. J. Liou, and Z. J. Shen, “A 20 V CMOS-based monolithic bidirectional power switch,” IEEE Electron Device Letters, vol. 28, pp. 174-176, Feb. 2007.
- J. Salcedo, J. J. Liou, Z. Liu, and J. Vinson, “TCAD methodology for design of SCR devices for ESD applications,” IEEE Trans. Electron Devices, vol. 54, pp. 822-833, April 2007.
- Y. L. Wu and J. J. Liou, “Nano-scale bias annealing effect in post-irradiated thin silicon dioxide films observed by conductive atomic force microscopy,” IEEE Trans. Device and Material Reliability, vol. 7, pp. 351-355, June 2007.
- L. Lou and J. J. Liou, “An un-assisted, low-trigger and high holding voltage SCR for on-chip ESD protection applications,” IEEE Electron Device Letters, vol. 28, pp. 1120-1122, Dec. 2007.
- Q. Cui, H. Yan, S. Dong, and J. J. Liou, “A robust polysilicon-assisted SCR in ESD protection application,” Science Letters, vol. 8, pp. 1211-1214, Dec. 2007.
- Z. Liu, J. Vinson, L. Lou, and J. J. Liou, “An improved bi-directional SCR structure for low-triggering ESD applications,” IEEE Electron Device Letters, vol. 29, pp. 360-362, April 2008.
- A. Ortiz-Conde, F. Garcia Sanchez, and J. J. Liou, “Evaluating MOSFET harmonic distortion by successive integration,” Solid-St. Electron., vol. 52, pp. 1092-1098, June 2008.
- Z. Liu, J. J. Liou, and J. Vinson, “Novel silicon controlled rectifier for high-voltage ESD applications,” IEEE Electron Device Letters, vol. 29, pp. 753-755, July 2008.
- X. Du, S. Dong, Y. Han, and J. J. Liou, “Evaluation of RF electrostatic discharge (ESD) protection in 0.18- $\mu$ m CMOS technology,” Microelectronics Reliability, vol. 48, pp. 1552-1556, Sept. 2008.
- Y. Li, J. J. Liou, and J. Vinson, “Investigation of Diode Geometry and Metal Line Pattern for Robust ESD Protection Applications,” Microelectronics Reliability, vol. 48, pp. 1660-1663, Oct. 2008.
- X. Liu, J. J. Liou, and J. S. Yuan, “InGaP/GaAs heterojunction bipolar transistor and RF power amplifier reliability,” Microelectronics Reliability, vol. 48, pp. 1212-1215, Aug. 2008.
- L. Lou and J. J. Liou, “An improved compact model of silicon controlled rectifier for ESD applications,” IEEE Trans. Electron Devices, vol. 55, pp. 3517-3524, Dec. 2008.
- L. Lou, J. J. Liou, S. Dong, and Y. Han, “Silicon controlled rectifier (SCR) compact modeling based on VBIC and Gummel-Poon models,” Solid-St. Electronics, vol. 53, pp. 195-203, Jan. 2009.
- J. Muci, A. Ortiz-Conde, F. Garcia-Sanchez, J. J. Liou, and C. S. Ho, “Indirect fitting procedure to separate the effects of mobility degradation and source-and-drain resistance in MOSFET parameter extraction,” Microelectronics Reliability, vol. 49, pp. 689-692, June 2009.
- F. J. García-Sánchez, J. Muci, D. C. Lugo Muñoz, A. D. Latorre Rey, A. Ortiz-Conde, C. S. Ho, and J. J. Liou, “Extraction of MOSFET model parameters from the measured source to drain resistance” Electrochemical Society Transactions, vol. 23, pp. 353-360, Aug.

- 2009.
- W. Liu, J. J. Liou, J. Chung, Y. H. Jeong, W. C. Chen, and H. C. Lin, "Electrostatic discharge (ESD) robustness of Si nanowire field-effect transistors," *IEEE Electron Device Letters*, vol. 30, pp. 969-971, Sept. 2009.
- J. Muci, D. C. Lugo Muñoz, Á. D. Latorre Rey, A. Ortiz-Conde, F. J. García-Sánchez, C. S. Ho and J. J. Liou, "A new integration-based procedure to separately extract series resistance and mobility degradation in MOSFETs," *Semiconductor Science and Technology*, vol. 24, pp. 678-684, Nov. 2009.
- W. Liu, J. J. Liou, Y. Jiang, N. Singh, G. D. Lo, J. Chung, and Y. H. Jeong, "Investigation of sub-10 nm, gate-all-around nanowire field-effect transistors for electrostatic discharge applications," *IEEE Trans. Nanotechnology*, vol. 9, pp. 969-971, April 2010.
- A. Ortiz-Conde, F. J. García-Sánchez, J. J. Liou, and C. S. Ho, "Integration-based approach to evaluate the subthreshold slope of MOSFETs", *Microelectronics Reliability*, vol. 50, pp. 312-315, Jan. 2010.
- X. Liu, J. S. Yuan, and J. J. Liou, "Electro-thermal stress effect on InGaP/GaAs heterojunction bipolar low-noise amplifier performance," *Microelectronics Reliability*, vol. 50, pp. 365-369, Mar. 2010.
- Y. Li, J. J. Liou, J. Vinson, and L. Zhang, "Investigation of LOCOS- and polysilicon-bound diodes for robust electrostatic discharge (ESD) applications," *IEEE Trans. Electron Devices*, vol. 57, pp. 814-819, April 2010.
- Q. Cui, S. Parthasarathy, J. J. Liou, P. Zhou, and J. Salcedo, "Snapback and post-snapback saturation of pseudomorphic high electron mobility transistor (pHEMT) subject to ESD Stresses," *IEEE Electron Device Letters*, vol. 31, pp. 425-427, May 2010.
- A. Ortiz-Conde, F. J. García-Sánchez, J. J. Liou, W. Liu, W. C. Chen, and H. C. Lin, "Parameter extraction in polysilicon nanowire MOSFETs using new double integration-based procedure," *Solid-St. Electronics*, vol. 54, pp. 635-641, April 2010.
- D. Ellis, Y. Zhou, J. A. Salcedo, J. J. Hajjar, and J. J. Liou, "Prediction and modeling of thin gate oxide breakdown subject to arbitrary transient stresses," *IEEE Trans. Electron Devices*, vol. 57, pp. 2296-2305, Sept. 2010.
- Zhiwei Liu, J. J. Liou, Shurong Dong, and Yan Han, "Silicon controlled rectifier stacking structure for high voltage ESD protection applications," *IEEE Electron Device Letters*, vol. 31, pp. 845-847, Aug. 2010.
- J. Muci, A. D. Rey, F. J. Garcia-Sanchez, D. C. Munoz, A. Ortiz-Conde, C. S. Ho, J. J. Liou, "Extraction of mobility degradation and source-and-drain resistance in MOSFETs," *Journal Integrated Circuits and Systems*, vol. 5, pp. 55-61, Aug. 2010.
- W. Liu, J. J. Liou, Y. Jiang, N. Singh, G. Q. Lo, J. Chung and Y. H. Jeong, "Failure analysis of Si nanowire field-effect transistors subject to electrostatic discharge (ESD) stresses," *IEEE Electron Device Letters*, vol. 31, pp. 915-917, Sept. 2010.
- S. Malobabic, J. A. Salcedo, J. J. Hajjar, and J. J. Liou, "Analysis of safe operating area of NLD MOS and PLD MOS transistors subject to transient stresses," *IEEE Trans. Electron Devices*, vol. 57, pp. 2655-2663, Oct. 2010.
- M. Li, S. Dong, J. J. Liou, B. Song, and Y. Han, "A novel capacitance coupling triggered SCR for low voltage ESD applications," *IEEE Electron Device Letters*, vol. 31, pp. 1089-1091, Oct. 2010.

- Y. Li and J. J. Liou, "Multiple-finger turn-on uniformity in silicon controlled rectifiers," *Solid-State Electronics*, vol. 54, pp. 1641-1643, Dec. 2010.
- Y. Li and J. J. Liou, "Evaluation of transient behavior of polysilicon-bound diode for fast ESD applications," *IEEE Trans. Electron Devices*, vol. 57, pp. 2736-2743, Oct. 2010.
- W. Liu, J. J. Liou, et al., "Study of organic thin-film transistors under electrostatic discharge stresses," *IEEE Electron Device Letters*, vol. 32, pp. 967-969, July 2011.
- Q. Cui, C. S. Cheng, J. J. Liou, and H. C. Chiu, "Development of new pHEMT-based electrostatic discharge protection structure," *IEEE Trans. Electron Devices*, vol. 58, pp. 2974-2980, Sept. 2011.
- S. Malobabic, J. J. Liou, J. J. Hajjar, and J. Salcedo, "Correlation of human metal model and transmission line pulsing testing," *IEEE Electron Device Letters*, vol. 32, pp. 1200-1202, Sept. 2011.
- F. J. Garcia-Sanchez, W. Liu, J. J. Liou, and Adelmo Ortiz-Conde, "A continuous semi-empiric transfer characteristic model for surrounding gate undoped polysilicon nanowire MOSFETs," *Solid-St. Electron.*, vol. 63, pp. 23-26, Sept. 2011.
- X. Liu, J. S. Yuan, and J. J. Liou, "Thermal reliability of VCO using InGaP/GaAs HBTs," *Microelectronics Reliability*, vol. 51, pp. 2147-2152, Oct. 2011.
- Hao Jin, S. Dong, M. Miao, J. J. Liou, and C. Yang, "Breakdown Voltage of Ultrathin Dielectric Film Subject to Electrostatic Discharge Stress," *Journal of Applied Physics*, vol. 110, pp. 054516-1-054516-4, Oct. 2011.
- M. Miao, S. Dong, H. Jin, and J. J. Liou, "Novel capacitance coupling dual-direction SCR for high-voltage ESD applications," *IEEE Electron Device Letters*, vol. 33, pp. 410-412, May 2012.
- J. Salcedo, J. J. Hajjar, S. Malobabic, and J. J. Liou, "Bi-directional devices for automotive-grade electrostatic discharge applications," *IEEE Electron Device Letters*, vol. 33, pp. 860-862, June 2012.
- M. Miao, S. Dong, and J. J. Liou, "Minimizing the triggering effect in diode-triggered SCR for ESD protection applications," *IEEE Electron Device Letters*, vol. 33, pp. 893-895, June 2012.
- P. Zhou, J. J. Liou, and D. Ellis, "A new method for quantifying the effectiveness of ESD protection for CDM classification test," *Microelectronics Reliability*, vol. 52, pp. 110-116, June 2012.
- S. Dong, M. Miao, Z. Liu, and J. J. Liou, "Low capacitance SCR structure for RF I/O applications," *IEEE Trans. Electromagnetic Compatibility*, vol. 55, pp. 241-247, April 2013.
- S. Dong, J. Wu, H. Yan, and J. J. Liou, "High voltage silicon controlled rectifier for ESD applications," *IEEE Electron Device Letters*, vol. 33, pp. 1345-1347, Oct. 2012.
- W. Liu, J. J. Liou, and K. S. Yeo, "Bi-directional diode triggered silicon controlled rectifier for low voltage ESD protection," *IEEE Electron Device Letters*, vol. 33, pp. 1360-1362, Oct. 2012.
- S. Malobabic, J. Salcedo, J. J. Hajjar, and J. J. Liou, "NLDMOS ESD scaling under human metal model for 40 V mixed signal applications," *IEEE Electron Device Letters*, vol. 33, pp. 1595-1597, Nov. 2012.

- Z. Jia, L. Wang, N. Zhang, T. Ren, and J. J. Liou, "Effects of anode materials on resistive characteristics of NiO thin films," *Applied Physics Letters*, vol. 102, pp. 1063-1066, Jan. 2013.
- Q. Cui, J. Salcedo, P. Zhou, J. J. Liou, and J. J. Hajjar, "High-robustness and low-capacitance silicon controlled rectifier for high-speed I/O ESD protection," *IEEE Electron Device Letters*, vol. 34, pp. 178-180, Feb. 2013.
- Q. Cui, S. Zhang, and J. J. Liou, "Novel ESD protection solution for single-ended mixer in pHEMT GaAs technology," *Microelectronics Reliability*, vol. 53, pp. 952-955, July 2013.
- S. Dong, L. Zhong, J. J. Liou, and G. Wei, "Study of graphene field-effect transistors under electrostatic discharge stresses," *Electronics Letters*, vol. 16, pp. 212-215, Aug. 2013.
- Z. Wang, J. J. Liou, K. L. Cho, and C. H. Chiu, "Development of electrostatic discharge protection solution in GaN technology," *IEEE Electron Device Letters*, vol. 34, pp. 1491-1493, Dec. 2013.
- Q. Cui, J. Salcedo, J. J. Hajjar, and J. J. Liou, "Design optimization of SiGe BiCMOS silicon-controlled rectifier for charged device model (CDM) protection applications," *Microelectronics Reliability*, vol. 54, pp. 57-63, Jan. 2014.
- Y. Xi, S. Malobabic, V. Vashchenko, and J. J. Liou, "Correlation between TLP, HMM, and system-level ESD pulses for Cu metallization," *IEEE Trans. Devices and Materials Reliability*, vol. 14, pp. 440-450, Mar. 2014.
- S. Luo, J. Salcedo, P. Zhou, J. J. Hajjar, and J. J. Liou, "ESD protection device with dual-polarity conduction and high blocking voltage realized in CMOS process," *IEEE Electron Device Letters*, vol. 35, pp. 437-439, April 2014.
- S. Luo, J. Salcedo, P. Zhou, J. J. Hajjar, and J. J. Liou, "A novel product-level human metal model characterization methodology," *IEEE Trans. Devices and Materials Reliability*, vol. 14, pp. 772-774, July 2014.
- Z. Wang, R. C. Sun, J. J. Liou, and D. G. Liu, "Optimized PMOS-triggered bidirectional SCR for low-voltage ESD protection applications," *IEEE Trans. Electron Devices*, vol. 61, pp. 2588-2594, July 2014.
- L. He, T. K. Chiang, J. J. Liou, and Z. Liu, "A new analytical subthreshold potential/current model for quadruple-gate junctionless MOSFETs," *IEEE Trans. Electron Devices*, vol. 61, pp. 1972-1978, June 2014.
- Y. Xi, S. Malobabic, V. Vashchenko, and J. J. Liou, "Miscorrelation between air gap discharge and human metal model stresses due to multi-finger turn-on effect," *IEEE Trans. Devices and Materials Reliability*, vol. 14, pp. 864-868, Sept. 2014.
- C. Ho, S. C. Chen, and J. J. Liou, "A reliable Si<sub>3</sub>N<sub>4</sub>/Al<sub>2</sub>O<sub>3</sub>-HfO<sub>2</sub> stack MI capacitor for high voltage analog applications," *IEEE Trans. Electron Devices*, vol. 61, pp. 2944-2949, Aug. 2014.
- S. Luo, J. Salcedo, J. J. Hajjar, and J. J. Liou, "In-situ ESD protection structures for variable voltage interface applications in 28-nm CMOS process," *IEEE Trans. Devices and Materials Reliability*, vol. 14, pp. 1061-1067, Dec. 2014.
- J. Zhen, S. Dong, and J. J. Liou, "Design and analysis of area-efficient high holding voltage ESD protection devices," *IEEE Trans. Electron Devices*, vol. 62, pp. 606-614, Feb. 2015.



- W. Deng and J. J. Liou, "An explicit surface potential calculation and compact current model for AlGaIn/GaN HEMTs," *IEEE Electron Device Letters*, vol. 36, pp. 108-110, Feb. 2015.
- Z. Wang and J. J. Liou, "Direct-connected SCR for ESD protection solutions with minimal snapback and reduced overshoot voltage," *IEEE Electron Device Letters*, vol. 36, pp. 411-413, Apr. 2015.
- R. C. Sun, Z. Wang, M. Klebanov, W. Liang, J. J. Liou, and D. G. Liu, "Silicon-controlled rectifier for ESD protection solutions with minimal snapback and reduced overshoot," *IEEE Electron Device Letters*, vol. 36, pp. 424-426, May 2015.
- K. Ge, J. J. Liou, W. Li, and P. Li, "Total ionizing dose sensitivity of function blocks in FRAM," *Microelectronics Reliability*, vol. 55, pp. 873-878, May 2015.
- H. Liang, X. Gu, S. Dong, and J. J. Liou, "RC-imbedded LDMOS-SCR with high holding current for high-voltage I/O ESD protection," *IEEE Trans. Devices and Materials Reliability*, vol. 15, pp. 495-499, Dec. 2015.
- Z. Wang, M. Kelbanov, W. Liang, and J. J. Liou, "No-snapback silicon-controlled rectifier for electrostatic discharge protection of high voltage IC's," *IEEE Electron Device Letters*, vol. 36, pp. 1121-1123, Nov. 2015.
- M. Miao, J. Salcedo, Z. Paul, J. J. Liou, and J. J. Hajjar, "Compact thermal failure model for devices subject to electrostatic discharge stresses," *IEEE Trans. Electron Devices*, vol. 62, pp. 4128-4134, Dec. 2015.
- W. Deng and J. J. Liou, "A compact drain current model for heterostructure HEMTs including 2DEG density solution with two sub-bands" *Solid-St. Electron.*, vol. 115, pp. 54-59, Feb. 2016.
- Y. Xi, J. Salcedo, J. J. Liou, and J. J. Hajjar, "Robust protection device for electrostatic discharge/electromagnetic interference in industrial interface applications," *IEEE Trans. Devices and Materials Reliability*, vol. 16, pp. 263-266, June 2016.
- X. Huang, J. J. Liou, and Z. W. Liu, "A new high holding voltage dual-direction SCR with optimized segmented topology," *IEEE Electron Devices Lett.*, vol. 37, pp. 1311-1313, Oct. 2016.
- M. Meng, J. Salcedo, Z. Paul, J. J. Liou, and J. J. Hajjar, "A new method to estimate failure temperatures of semiconductor devices under ESD stresses," *IEEE Electron Device Letters*, vol. 37, pp. 1477-1480, Nov. 2016.
- W. Liang, A. Dong, M. Klebanov, and J. J. Liou, "Characteristics of ESD protection devices operated under elevated temperatures," *Microelectronics Reliability*, vol. 66, pp. 46-51, Nov. 2016.
- F. Liu, Z. Liu, S. Song, and J. J. Liou, "A novel vertical SCR for ESD protection in 40 V bipolar process," *Microelectronics Reliability*, vol. 78, pp. 307-310, May 2017.
- A. Dong, J. A. Salcedo, J. J. Harjjar, and J. J. Liou, "ESD protection structure with reduced capacitance and overshoot voltage for high speed interface applications," *Microelectronics Reliability*, vol. 79, pp. 201-205, Dec. 2017.
- F. Yu, W. Deng, X. Ma, and J. J. Liou, "A physics-based compact model for symmetrical double-gate polysilicon thin-film transistors," *IEEE Trans. Electron Devices*, vol. 64, pp. 2221-2227, May 2017.
- T. Hu, S. Dong, H. Wong, X. Li, and J. J. Liou, "A double snapback SCR ESD protection scheme for 28 nm CMOS process," *Microelectronics Reliability*, vol. 84, pp. 20-25, May 2018.

- J. J. Liou, H. W. Gao, Y. H. Wang, and T. K. Chiang, "A unified quasi-3D subthreshold behavior model for multiple-gate MOSFETs," *IEEE Trans. Nanotechnology*, vol. 17, pp. 763-771, July 2018.
- Z. Yang, Y. Yang, N. Yu, and J. J. Liou, "Statically triggered 3xVDD-tolerant ESD detection circuit in a low-voltage 90-nm CMOS process," *Microelectronic Journal*, vol. 78, pp. 88-93, June 2018.
- J. J. Liou and T. K. Chiang, "A novel effective-conducting-path-induced scaling length model and its application for assessing short-channel performance of multi-gate MOSFETs," *IEEE Trans. Electron Devices*, vol. 65, pp. 4535-4541, Oct. 2018.
- B. Haryadi, J. J. Liou, H. C. Wei, H. T. Wu, and C. K. Sun, "Applications of multiscale Poincare short-time computation versus multiscale entropy in analyzing fingertip photoplethysmogram amplitudes to differentiate diabetic from non-diabetic subjects," *Methods and Programs in Biomedicine*, vol. 166, pp. 115-121, Oct. 2018.
- J. J. Liou, W. R. Chen, C. C. Kang, K. W. Lee, and C. J. Huang, "White organic light-emitting diode using double ultrathin carrier-trapping material in performance stability," *Sensors and Materials*, vol. 31, pp. 131-139, Jan. 2019.
- F. Du, Z. Liu, and J. J. Liou, "Bidirectional silicon-controlled rectifier for advanced ESD protection applications," *Electronics Letters*, vol. 55, pp. 112-114, Feb. 2019.
- J. J. Liou, P. H. Hsu, W. R. Chen, D. W. Chou, and C. J. Huang, "Improving the quality and electrical properties of poly film by heating and stirring the solution," *Sensors and Materials*, vol. 31, pp. 211-219, Jan. 2019.
- Z. Yang, Y. Yang, and J. J. Liou, "Diode and RC co-triggered 2xVDD-tolerant ESD detection circuit in nanoscale CMOS technologies," *Journal of Nanoelectronics and Optoelectronics*, vol. 32, pp. 106-210, Jan. 2019.
- F. Du, J. Liu, Z. Liu, and J. J. Liou, "A compact and self-isolated dual-directional silicon-controlled rectifier for ESD applications," *IEEE Trans. on Devices and Materials Reliability*, vol. 19, pp. 169-175, Mar. 2019.
- F. Hou, J. Liu, Z. Liu, and J. J. Liou, "New diode-triggered silicon-controlled rectifier for robust ESD protection at high temperatures," *IEEE Trans. Electron Devices*, vol. 66, pp. 2044-2048, Apr. 2019.
- F. Du, H. Fei, J. Liu, Z. Liu, and J. J. Liou, "An enhanced MLSCR structure for ESD protection in advanced epitaxial CMOS technology," *IEEE Trans. on Electron Devices*, accepted Mar. 2019.
- F. Du, H. Fei, J. Liu, Z. Liu, and J. J. Liou, "An enhanced gate-grounded NMOSFET for robustness ESD applications," *IEEE Electron Device Letters*, vol. 40, pp. 1491-1494, Sept. 2019.
- H. T. Huang, Z. H. Wei, J. J. Liou, and X. Z. Xu, "Localization of cells using magnetized patterned thin films," *Materials Science and Engineering*, vol. 104, pp. 239, Nov. 2019.
- Y. Wang, J. J. Liou, et al., "A low-power high-speed dynamic comparator with transconductance-enhanced latching stage," *IEEE Access*, vol. 7, pp. 93396-93403, July 2019.
- H. T. Huang, Z. H. Wei, J. J. Liou, and X. Z. Xu, "Localization of cells using magnetized patterned thin films," *Materials Science and Engineering*, vol. 104, Nov. 2019.

- Z. Yang, P. Mao, and J. J. Liou, "Characteristics of tunnel field-effect transistors under power-on ESD and EOS conditions," *Sensors and Materials*, vol. 104, Nov. 2019.
- F. Du, F. Hou, Z. Liu, and J. J. Liou, "An improved silicon-controlled rectifier for low-voltage applications," *IEEE Trans. Electron Devices*, vol. 67, pp. 576-581, Jan. 2020.-----
- H. Wei, N. Ta, B. Haryadi, J. J. Liou, and H. T. Wu, "Digital volume pulse measured at the fingertip as an indicator of diabetic peripheral neuropathy in the aged and diabetic," *Entropy*, vol. 21, pp. 1229, Dec. 2019.-----
- F. Du, F. Hou, Z. Liu, and J. J. Liou, "Augmented DTSCR with fast turn-on speed for nanoscale ESD protection applications," *IEEE Trans. Electron Devices*, vol. 67, pp. 1353-1356, Jan. 2020.-----
- F. Du, F. Hou, W. Song, Z. Liu, and J. J. Liou, "Vertical BJT triggered silicon-controlled rectifier for nanoscale ESD engineering," *Electronics Letters*, vol. 56, 350-351, Jan. 2020.-----
- W. Song, F. Du, Z. Liu, and J. J. Liou, "An Improved DMOS-SCR for high-voltage electrostatic discharge (ESD) protection applications," *Electronics Letters*, accepted Mar. 2020.-----
- Y. Wang, Y. Wang, Z. Wu, Z. Quan, and J. J. Liou, "A Programmable Frequency Divider With a Full Modulus Range and 50% Output Duty Cycle," *IEEE Access*, vol. 8, pp. 102032–102039, 2020.
- Yao Wang, Mengmeng Yao, Zhaolei Wu, Lijun Sun and J. J. Liou, "A low power trimming-free CMOS relaxation oscillator with process and temperature compensation," *Modern Physics Letters B*, Vol. 34, No. 16, 2050176, 2020.
- J. J. Liou, H. T. Hsiao, J. S. Jheng, and C. H. Lin, "The superior responsivity enhancement of thin-film Ge photodetectors by AuNP coatings," *Coatings*, vol. 10, pp. 739, Aug. 2020.
- X. Yang, Z. Xu, J. Liu, and J. J. Liou, "Back end of line based resistive RAM in 0.13-um partial depleted silicon on insulator process for highly reliable irradiation-resistant applications," *IEEE Electron Device Letters*, vol. 42, pp. 30-33, Jan. 2021.
- Z. Zhu, Z. Yang, Y. Zheng, X. Fan, J. J. Liou, and W. Fan, "TCAD simulation study of ESD behavior of InGaAs/InP heterojunction tunnel FETs", *Crystals*, vol. 10, pp. 1059, Nov. 2020.
- F. Du, Y. Qing, F. Hou, Z. Liu, and J. J. Liou, "Compact and low leakage devices for bi-directional low-voltage ESD protection applications," *IEEE Electron Device Letters*, vol. 42, pp. 391-394, Mar. 2021.-----
- M. Sharif, M. Niass, J. J. Liou, and Y. Liu, "The effects of GaN quantum barrier on carriers flow in deep ultraviolet nanowire laser diode," *Semiconductor Science and Technology*, accepted Mar. 2021.
- M. Sharif, M. Niass, J. J. Liou, and Y. Liu, "The effects of GaN quantum barrier on carriers flow in deep ultraviolet nanowire laser diode," *Semiconductor Science and Technology*, accepted Mar. 2021.
- M. Sharif, M. Niass, J. J. Liou, and Y. Liu, "P-AlInN electron blocking layer for AlGaN-based deep ultraviolet light emitting diode," *Superlattices and Microstructures*, accepted June 2021.

- K. Behrman, Z. Zhu, H. Li, J. J. Liou, and I. Kymissis, "ESD breakdown of parylene OFETs with varying contact overlap capacitance," IEEE Trans. Electron Devices, vol. 68, pp. 4630-4636, Sept. 2021.
- M. Sharif, M. Usman, J. J. Liou, and Y. Liu, "Compositionally graded AlGaIn hole source layer for deep-ultraviolet nanowire light-emitting diode without electron blocking layer," Nanotechnology, accepted Aug. 2021.
- F. Du, Y. Qing, F. Hou, Z. Liu, and J. J. Liou, "Investigation and suppression of holding voltage deterioration in multi-finger SCR for robust high-voltage ESD engineering," IEEE Trans. Electron Devices, accepted Oct. 2021.-----
- M. Zhang, Z. Xia, Y. Yan, and J. J. Liou, "Reliability of poly-silicon TFTs under voltage pulse with fast transient time," IEEE Electron Device Letters, accepted Oct. 2021.-----
- Y. Yan, W. Lan, Y. Chen, D. Yang, Z. Zhu, and J. J. Liou, "Reliability issues of thin film transistors subject to electrostatic discharge stresses: an overview," Advanced Electronic Materials, accepted Nov. 2021.-----

## Conference Papers

### e)-1 Keynote/Invited Papers

1. F. A. Lindholm, J. J. Liou, A. Neugroschel, and T. W. Jung, "Improved determination of lifetime and surface recombination velocity by observing transients," 18th IEEE Photovoltaic Specialists Conf., pp. 611-617, Las Vegas, Nevada, Oct. 21-25, 1985.
2. J. J. Liou, L. L. Liou, C. I. Huang, and B. Bayraktaroglu, "An analytical heterojunction bipolar transistor model including thermal and high-current effects," Symposium on Semiconductor Modeling & Simulation, Taipei, Taiwan, March 6-8, 1993.
3. C. I. Huang, J. J. Liou, and D. Williamson, "Microwave power heterojunction bipolar transistor reliability," IEEE GaAs Reliability Workshop, San Jose, CA, Oct. 10-11, 1993.
4. J. J. Liou and Y. Yue, "High-level free-carrier injection in advanced bipolar junction transistors," First IEEE International Caracas Conference on Devices, Circuits, and Systems, Caracas, Venezuela, Dec. 12-14, 1995.
5. J. J. Liou, A. Kager, and C. I. Huang, "Two-dimensional simulation of AlGaAs/GaAs multi-finger heterojunction bipolar transistors with different base and collector island structures," 40th International Scientific Colloquium, Ilmenau, Germany, Sept. 18-21, 1995.
6. J. J. Liou and S. Sheu, "Abnormal base current in post-burn-in AlGaAs/GaAs heterojunction bipolar transistors: numerical analysis and analytical modeling," International Symposium on Information Science and Technology, Beijing, China, Sept. 16-19, 1996.
7. J. J. Liou, C. I. Huang, and S. Sheu, "Abnormal base current and current gain drift in post-burn-in AlGaAs/GaAs heterojunction bipolar transistors," IEEE International Reliability Workshop, Dallas, TX, April 29, 1996.
8. J. J. Liou, "AlGaAs/GaAs heterojunction bipolar transistors reliability: device modeling and SPICE simulation," IEEE International Conference on Microelectronics, Nis, Serbia, Sept. 12-14, 1997.

9. J. J. Liou, S. Sheu, and C. I. Huang, "AlGaAs/GaAs HBT current gain instability: physical mechanism and SPICE simulation," 4th IEEE International Workshop on High Performance Devices for Microwave and Optoelectronic Applications, Leeds, United Kingdom, Nov. 25-26, 1996.
10. J. J. Liou and A. Ortiz-Conde, "Extraction of the threshold voltage of MOSFETs: an overview," IEEE Hong Kong Electron Device Meeting, Hong Kong, June 29-30, 1997.
11. J. J. Liou and C. I. Huang, "Effects of electrical stress and emitter-finger dimension on the AlGaAs/GaAs HBT reliability," European Symposium on Reliability of Electron Devices, Failure Physics and Analysis, Bordeaux, France, Oct. 7-10, 1997.
12. J. J. Liou, "Long-term current instability of AlGaAs/GaAs HBTs: an overview," 5th IEEE International Workshop on High Performance Devices for Microwave and Optoelectronic Applications, London, United Kingdom, Nov. 24-25, 1997.
13. J. J. Liou, "Reliability of AlGaAs/GaAs heterojunction bipolar transistor: an overview," Second IEEE International Caracas Conference on Devices, Circuits, and Systems, Margarita Island, Venezuela, Feb. 5-8, 1998.
14. J. J. Liou, "Long-term base current instability: a major concern for the AlGaAs/GaAs HBT reliability," International Semiconductor Conference, Sinaia, Romania, Oct. 6-10, 1998.
15. X. Cao, J. McMacken, K. Stiles, P. Layman, J. J. Liou, and S. Moinian, "Parameter extraction and optimization for new industry standard VBIC model," Second International Conference on Advanced Semiconductor Devices and Microsystems, Slovakia, Oct. 5-7, 1998.
16. J. J. Liou, "Physical analysis and modeling of the reliability of AlGaAs/GaAs HBTs," IEEE International Symposium on the Physical and Failure Analysis of Integrated Circuits, Singapore, July 5-9, 1999.
17. J. J. Liou, "Microelectronics design center at University of Central Florida," Southeastern Workshop on Mixed-Signal VLSI and Monolithic Sensors, Oak Ridge, Tennessee, April 8-9, 1999.
18. J. J. Liou, "Reliability of AlGaAs/GaAs heterojunction bipolar transistors: characterization and simulation," Workshop on Characterization and Simulation Techniques in Semiconductors, Mexico City, Mexico, Sept. 6-7, 1999.
19. A. Ortiz-Conde, F. Garcia Sanchez, and J. J. Liou, "Parameter extraction in field-effect transistors," Workshop on Characterization and Simulation Techniques in Semiconductors, Mexico City, Mexico, Sept. 6-7, 1999.
20. J. J. Liou and A. Rezazadeh, "Base current instability of AlGaAs/GaAs HBTs operated at low voltages," IEEE Hong Kong Electron Device Meeting, Hong Kong, June 26, 1999.
21. R. V. Rao, T. C. Chong, L. S. Tan, W. S. Lau, and J. J. Liou, "Low-temperature GaAs and Al(0.3)Ga(0.7)As MISFETs: characterization and model development," IEEE International Symposium on Electron Devices for Microwave and Optoelectronics Applications, London, United Kingdom, Nov. 22-23, 1999.
22. J. Vinson and J. J. Liou, "ESD protection technique for semiconductor devices," IEEE International Conference on Microelectronics, Nis, Yugoslavia, May 14-17, 2000.
23. J. Vinson and J. J. Liou, "Electrostatic discharge in semiconductor devices: overview of circuit protection techniques," IEEE Hong Kong Electron Device Meeting, Hong Kong,

June 24, 2000.

24. J. J. Liou and C. I. Huang, "AlGaAs/GaAs heterojunction bipolar transistors for power applications: issues of thermal effect and reliability," 5<sup>th</sup> International Seminar on Power Semiconductors, Prague, Czech Republic, Aug. 30-Sept. 1, 2000.

25. F. Schwierz and J. J. Liou, "Semiconductor devices for high-speed wireless communications and internet applications," International Conference on Advances in Infrastructure for Electronic Business, Science, and Education on Internet, Rome, Italy, July 31-Aug. 6, 2000.

26. A. Ortiz-Conde, F. Garcia Sanchez, and J. J. Liou, "On the extraction of threshold voltage, effective channel length and series resistance of MOSFETs," 5<sup>th</sup> Symposium on Diagnostics and Yield: Advanced Silicon Devices and Technologies for ULSI Era, Warsaw, Poland, June 28-30, 2000.

27. J. J. Liou, "Current status and future trend of RF/microwave semiconductor devices," Intersil Annual Engineering Excellence Workshop, Palm Bay, Florida, Feb. 15, 2001.

28. J. J. Liou and Q. Zhang, "Statistical modeling of MOS devices based on parametric test data for improved IC manufacturing," IEEE Hong Kong Electron Device Meeting, Hong Kong, June 29-30, 2001.

29. J. J. Liou and F. Schwierz, "Evolution and current status of RF semiconductor devices," International Conference on Solid State Devices and Materials, Tokyo, Japan, Sept. 26-28, 2001.

30. F. Schwierz and J. J. Liou, "Development of RF transistor: a historical prospect," Sixth International Conference on Solid-State and Integrated-Circuit Technology, Shanghai, China, Oct. 22-25, 2001.

Polyakov, F. Schwierz, and J. J. Liou, "Drain current fluctuations in nanometer MOSFETs: a Monte Carlo study," Frontier Science Research Conference, La Jolla, California, Aug. 13-15, 2001.

J. J. Liou and F. Schwierz, "RF/microwave transistors: evolution, current status, and future trend," IEEE Hong Kong Electron Device Meeting, Hong Kong, June 28-29, 2002.

J. J. Liou, X. Gao, J. Bernier, G. Croft, W. Wong, and S. Vishwanathan, "Optimization of on-chip ESD protection structure for minimal parasitic capacitance for RF applications," 10<sup>th</sup> IEEE International Symposium on Electron Devices for Microwave and Optoelectronic Applications, Manchester, UK, Nov. 18-19, 2002.

J. J. Liou, "Evolution and recent advances in RF/microwave transistors," 6<sup>th</sup> Symposium on Diagnostics and Yield, Warsaw, Poland, June 25-27, 2003.

J. J. Liou, "Compact modeling of heterojunction bipolar transistor for RF applications," Workshop on Compact Modeling for RF Applications, Toulouse, France, Oct. 1-2, 2003.

J. J. Liou and F. Schwierz, "RF CMOS: recent advances and future applications," IEEE Conference on Electron Devices and Solid-State Circuits, Hong Kong, Dec. 17-19, 2003.

J. J. Liou and X. Gao, "Compact MOSFET model for ESD applications," 2004 Nanotechnology Conference, Boston, MA, March 7-11, 2004.

J. J. Liou, "Design and modeling of on-chip electrostatic discharge protection structures," 24<sup>th</sup> International Conference on Microelectronics, Nis, Serbia and Montenegro, May 16-19, 2004.

J. J. Liou, "Optimization of on-chip electrostatic discharge protection structure for RF

applications,” IEEE Radio Frequency Integrated Circuit Symposium, Ft. Worth, TX, June 5-8, 2004.

A. Ortiz-Conde, F. Garcia Sanchez, and J. J. Liou, “Extraction the model parameters of a non-ideal junction with parasitic series resistance and shunt conductance from explicit analytical solutions of its I-V characteristics,” International Conference on Solid-State and Integrated-Circuit Technology, Beijing, China, Oct. 18-21, 2004.

J. Salcedo, J. J. Liou, and J. Bernier, “Novel and robust silicon controller rectifier based device for ESD protection,” IEEE International Symposium on Physical and Failure Analysis of Integrated Circuits, Hsinchu, Taiwan, July 5-8, 2004.

J. Salcedo, J. J. Liou, and J. Bernier, “Tunable and robust SCR-based devices for electrostatic discharge application,” International Conference on Solid-State and Integrated-Circuit Technology, Beijing, China, Oct. 18-21, 2004.

C. S. Ho, J. J. Liou, H. L. Wu, K. Yu, C. Chang, and Y. H. Chang, “Compact modeling for drain current of short-channel MOSFETs including source/drain resistance effect,” International Conference on Solid-State and Integrated-Circuit Technology, Beijing, China, Oct. 18-21, 2004.

J. A. Salcedo, J. J. Liou, M. Y. Afridi, A. R. Hefner, and A. Varma, “Electrostatic discharge protection for embedded-sensor systems-on-a-chip,” International Symposium on Microfabricated and MEMS, Hawaii, Oct. 3-8, 2004.

Z. Cui, J. J. Liou, and Y. Yue, “A new method to characterize the reliability of deep-submicrom MOS devices,” International Conference on Solid-State and Integrated-Circuit Technology, Beijing, China, Oct. 18-21, 2004.

J. A. Salcedo, J. J. Liou, and J. Bernier, “SCR devices for ESD protection in submicron triple-well silicided CMOS processes,” IEEE International Caracas Conference on Devices, Circuits, and Systems, Dominican Republic, Nov. 8-10, 2004.

J. J. Liou, “Robust electrostatic discharge protection for microchips,” International Semiconductor Technology Conference, Shanghai, China, Mar. 15-17, 2005.

J. J. Liou, “Compact modeling of four-terminal junction field-effect transistors,” IEEE Compact Modeling Workshop, Anaheim, CA, May 10-12, 2005.

H. Wong, H. Iwai, and J. J. Liou, “Nanoscale MOS devices: device parameter fluctuations and low-frequency noise,” SPIE International Symposium: Fluctuation and Noise, Austin, TX, May 23-26, 2005.

J. J. Liou, “A Spice-like reliability model for MOS devices and ICs,” IEEE Conference on Electron Devices and Solid-State Circuits, Hong Kong, Dec. 19-21, 2005.

J. J. Liou, “Robust ESD devices in CMOS technology,” 5<sup>th</sup> International Semiconductor Technology Conference, Shanghai, China, March 20-23, 2006.

J. J. Liou, “ESD protection integration in BiCMOS technology,” International Workshop on Next-Generation Electronics, Tainan, Taiwan, April 21-22, 2006.

Ji Chen and J. J. Liou, “Compact modeling of spiral inductors for RF applications,” IEEE Compact Modeling Workshop, Boston, MA, May 9-11, 2006.

J. J. Liou, “Robust electrostatic discharge protection in CMOS technology,” International Electron Devices and Materials Symposium, Tainan, Taiwan, Dec. 7-8, 2006.

J. J. Liou, “Compact modeling of MOSFET for ESD applications,” 6<sup>th</sup> International Semiconductor Technology Conference, Shanghai, China, March 20-22, 2007.

J. J. Liou and F. Schwier, "Roadmap for RF transistors toward Tera Hz applications," Mediterranean Microwave Symposium, Budapest, Hungary, May 14-18, 2007.

J. J. Liou, "Robust ESD protection in CMOS technology," IEEE Workshop on Microelectronics and Electron Devices, Boise, Idaho, April 20, 2007.

J. J. Liou, "ESD protection solutions in BiCMOS/CMOS technologies," IEEE Workshop on Electron Devices and Semiconductor Technology, Beijing, China, June 4, 2007.

J. J. Liou, Z. Liu, and J. Salcedo, "Advanced ESD protection solutions in BiCMOS/CMOS technologies," IEEE Symposium on Microelectronics Technology and Devices, Rio de Janeiro, Brazil, Sept. 3-6, 2007.

You-Lin Wu and J. J. Liou, "Silicon-dioxide film reliability study using nanoscale stress," IEEE Conference on Electron Devices and Solid-State Circuits, Tainan, Taiwan, Dec. 19-21, 2007.

J. J. Liou, "Advanced ESD protection solutions for digital, analog, and RF integrated circuits," Asia-Pacific Conference on High-Speed Circuit Design, Taipei, Taiwan, July 22-23, 2008.

J. J. Liou, "Compact modeling of silicon controlled rectifier for ESD computer-aided design applications," IEEE Workshop on New Frontiers of Compact Modeling, San Jose, CA, Oct. 10, 2008.

J. J. Liou, "Advanced electrostatic discharge protection solutions in nano-CMOS technology," IEEE Nanotechnology Materials and Devices Conference, Kyoto, Japan, Oct. 21-23, 2008.

J. J. Liou, "Advanced electrostatic discharge protection solutions for digital, analog, and RF integrated circuits," IEEE International Workshop on Next-Generation Electronics, Tainan, Taiwan, Nov. 20-21, 2008.

J. J. Liou, "Advanced electrostatic discharge protection solutions in BiCMOS/CMOS technologies," International Iberchip Workshop, Buenos Aires, Argentina, Mar. 25-27, 2009.

J. J. Liou, "Protecting microchips against electrostatic shock," European Workshop on Electron Devices and Integrated Circuits, Barcelona, Spain, June 17-28, 2009.

J. J. Liou, "Compact modeling of SCR for ESD applications," International Workshop on Electrostatic Discharge Protection, Hangzhou, China, July 3-4, 2009.

J. J. Liou, "Electrostatic discharge protections for microchips," IEEE International Symposium on Physical and Failure Analysis of Integrated Circuits, Suzhou, China, July 5-10, 2009.

J. J. Liou, D. Ellis, S. Malobabic, J. Salcedo, P. Zhou, and J. J. Hajjar, "Transient safe operating area (TSOA) definition for ESD applications," EOS/ESD Symposium, Anaheim, CA, Aug. 30-Sept. 4, 2009.

J. J. Liou, "ESD challenges in modern and future integrated circuits," IEEE ANDESCON, Bogota, Columbia, Sept. 15-17, 2010.

J. J. Liou, "ESD: a spoiler to development of next-generation technologies?," IEEE International Conference on Electron Devices and Solid-State Circuits, Hong Kong, China, Dec. 15-18, 2010.

J. J. Liou, et al., "Characterization and failure analysis of sub-10 nm diameter, gate-all-around nanowire field-effect transistors subject to electrostatic discharge (ESD) stresses," IEEE Nanoelectronics Conference, Taipei, Taiwan, June 21-24, 2011.



- J. J. Liou, et al., "Electrostatic discharge challenges in gate-all-around nanowire field-effect transistors," China Semiconductor Technology International Conference, Shanghai, China, Mar. 13-14, 2011.
- J. J. Liou, et al., "Study of organic thin film transistors under electrostatic discharge stresses," International Conference on Materials for Advanced Technologies, Singapore, June 26-July 1, 2011.
- J. J. Liou, et al., "Investigation of organic thin-film transistors for electrostatic discharge applications," IEEE International Symposium on Physical and Failure Analysis of Integrated Circuits, Incheon, Korea, July 4-7, 2011.
- J. J. Liou, "Outlook and challenges in electrostatic discharge protection of modern and future integrated circuits," IEEE Conference on Sensors, MEMS, and Electro-Optic Systems, Johannesburg, South Africa, Sept. 19-22, 2011.
- J. J. Liou, "Challenges of electrostatic discharge protection in Si nanowire technologies," IEEE ASICON, Xiamen, China, Oct. 25-27, 2011.
- J. J. Liou, "Challenges of electrostatic discharge protection in modern and emerging CMOS technologies," IEEE Taiwan ESD Symposium, Hsinchu, Taiwan, Nov. 1-2, 2011.
- J. J. Liou, "Challenges of electrostatic discharge protection in emerging silicon nanowire technology," IEEE Caribbean Conference on Devices, Circuits, and Systems, Cancun, Mexico, Mar. 13-16, 2012.
- J. J. Liou, "Outlook and Challenges of Electrostatic Discharge (ESD) Protection of Modern and Future Integrated Circuits," IEEE International Conference on Microelectronics, Nis, Serbia, May 13-16, 2012.
- J. J. Liou and Q. Cui, "Novel electrostatic discharge protection solutions in GaAs pHEMT technology," IEEE International Symposium on Physical and Failure Analysis of Integrated Circuits, Singapore, July 2-6, 2012.
- J. J. Liou, "Recent development in electrostatic discharge protection of RF integrated circuits," RCJ EOS/ESD/EMC Symposium, Tokyo, Japan, Oct. 30-31, 2012.
- J. J. Liou, "Advancement and outlook of electrostatic discharge protection for RF integrated circuits," IEEE Asia-Pacific Conference on Circuits and Systems, Kaohsiung, Taiwan, Dec. 3-5, 2012.
- J. J. Liou, "Challenges of designing electrostatic discharge protection in modern and emerging CMOS technologies," IEEE International Symposium on Next-Generation Electronics, Kaohsiung, Taiwan, Feb. 25-26, 2013.
- J. J. Liou, "Recent development on electrostatic discharge protection of RF integrated circuits," Microwave and Radio Electronics Symposium, Prague, Czech Republic, April 17-18, 2013.
- Z. Liu, J. J. Liou, et al., "Evaluation of ESD characteristics of organic thin-film transistors," IEEE International Conference on Electron Devices and Solid-State Circuits, Hong Kong, China, June 2-5, 2013.
- J. J. Liou, "Challenges of designing electrostatic discharge protection of low-voltage electronics," International Symposium on Low Power Electronics and Design, Beijing, China, Sept. 4-6, 2013.
- J. J. Liou, "Outlook and challenges of electrostatic discharge protection in emerging Si nanowire technology," World Congress of Nano Science and Technology, X'ian, China, Sept.

26-28, 2013.

J. J. Liou, "Electrostatic discharge protection in silicon BCD, GaAs, and GaN technologies," RCJ EOS/ESD/EMC Symposium, Tokyo, Japan, Oct. 30-31, 2013.

J. J. Liou, "Electrostatic discharge protection of RF and automotive integrated circuits," International SoC Design Conference, Pusan, Korea, Nov. 17-19, 2013.

J. J. Liou, "Electrostatic discharge protection of automotive integrated circuits," IEEE International Electron Devices and Materials Symposium, Taichung, Taiwan, Nov. 28-29, 2013.

J. J. Liou, "Electrostatic discharge protection of automotive electronics in high voltage BCD technology," IEEE International Symposium on Next-Generation Electronics, Taipei, Taiwan, May 5-9, 2014.

J. J. Liou, "Prospect and challenges of electrostatic discharge protection in emerging Si nanowire technology," IEEE International Conference on Nanoelectronics, Sapporo, Japan, July 28-31, 2014.

J. J. Liou, "Outlook of electrostatic discharge protection of modern and next-generation integrated circuits," International Electron Devices and Materials Symposium, Hualien, Taiwan, Nov. 20-21, 2014.

J. J. Liou, "Electrostatic discharge protection of automotive electronics in high voltage BCD/BiCMOS technologies," IEEE International SOC Conference, Jeju Island, Korea, Nov. 2-6, 2014.

J. J. Liou, "New and effective methodology for system-level electrostatic discharge characterization," China Semiconductor Technology International Conference, Shanghai, China, Mar. 15-16, 2015.

J. J. Liou, "Prospect and challenges of electrostatic discharge protection in emerging technologies," IEEE International Symposium on Next-Generation Electronics, Taipei, Taiwan, May 4-6, 2015.

J. J. Liou and S. Luo, "A New methodology for ESD human metal model characterization," Asia-Pacific Symposium on Electromagnetic Compatibility, Taipei, Taiwan, May 26-29, 2015.

J. J. Liou, "Prospect and challenges of electrostatic discharge protection in emerging technologies," IEEE International Conference on Mixed Design of Integrated Circuits and Systems, Torun, Poland, June 25-27, 2015.

J. J. Liou, "Compact modeling of MOS junction failure under ESD stresses," ASICON, Chengdu, China, Nov. 3-6, 2015.

J. J. Liou, "Trends of electrostatic discharge protection for next-generation electronics," IEEE International Workshop on Electron Devices and Circuits, Bangalore, India, Dec. 7-10, 2015.

J. J. Liou, "Compact modeling of junction failure of semiconductor devices subject to electrostatic discharge stresses," China Semiconductor Technology International Conference, Shanghai, China, Mar. 14-16, 2016.

J. J. Liou, "MOS junction failure modeling under ESD operations," IEEE International Symposium on Next-Generation Electronics, Hsinchu, Taiwan, May 3-5, 2016

J. J. Liou, "Electrostatic discharge protection of consumer electronics: challenges and solutions," IEEE International Conference on Consumer Electronics, Puli, Taiwan, May

- 27-29, 2016.
- J. J. Liou, "Electrostatic discharge protection in 28-nm CMOS technology and beyond: status and challenges," IEEE International Symposium on Physical and Failure Analysis of Integrated Circuits, Singapore, July 18-21, 2016.
  - J. J. Liou, "Outlook and Challenges of Electrostatic Discharge (ESD) Protection of Modern and Future Integrated Circuits," IEEE Electronica Conference, Sofia, Bulgaria, Sept. 12-13, 2016.
  - J. J. Liou, "Electrostatic discharge (ESD) protection for low-voltage consumer electronics: challenges and solutions," IEEE International Conference on Consumer Electronics, Las Vegas, USA, Jan. 8-10, 2017.
  - J. J. Liou, "Electrostatic discharge (ESD) protection for high-speed/RF integrated circuits: challenges and solutions," IEEE International Symposium on Next-Generation Electronics, Keelung, Taiwan, May 23-25, 2017.
  - J. J. Liou, "Electrostatic discharge (ESD) protection in emerging technologies: challenges and solutions," IEEE International Symposium on Physical Failure Analysis of Integrated Circuits, Chengdu, China, July 4-7, 2017.
  - J. J. Liou, "Outlook and prospect of electrostatic discharge (ESD) protection of modern and future integrated circuits," International Conference on Science, Engineering, Vocational Education, and Novelty, Guilin, China, Oct. 8-12, 2017.
  - J. J. Liou, "Electrostatic discharge protection in Si BiCMOS/BCD technologies: challenges and solutions," RCJ EOS/ESD/EMC Symposium, Tokyo, Japan, Nov. 28-29, 2017.
  - J. J. Liou, "Electrostatic discharge (ESD) protection for consumer electronics," International Conference on Science, Engineering, Vocational Education, and Novelty, Kyoto, Japan, April 10-15, 2018.
  - Y. Wang and J. J. Liou, "Low-voltage, high-speed dynamic comparator using a new regenerative stage," IEEE International Conference on Electron Devices and Solid-State Circuits, Shenzhen, China, June 6-8, 2018.
  - J. J. Liou, "Compact modeling of junction failure in semiconductor devices subject to ESD stresses," International Conference on Science, Engineering, Vocational Education, and Novelty, Zhengzhou, China, Nov. 3-7, 2018.
  - S. Thiele, J. J. Liou, and F. Schwierz, "CMOS scaling—where we are and where are we heading," Spanish Conference on Electron Devices, Salamanca, Spain, Nov. 14-16, 2018.
  - J. J. Liou, "Protection solutions for conducted electromagnetic compatibility (EMC): an overview", International Conference on Science, Engineering, Vocational Education, and Novelty, Ho Chih Min City, Vietnam, April 6-10, 2019.
  - J. J. Liou, "Electromagnetic compatibility for integrated circuits: challenges and solutions", IEEE International Conference on Circuits, Systems and Devices, Chengdu, China, Aug. 23-25, 2019.
  - F. Schwierz and J. J. Liou, "Status and future prospects of CMOS scaling and Moore's law," Latin American Electron Devices Conference, San Jose, Costa Rica, Feb. 25-28, 2020.-----
- 刘俊杰, "美国高校的一流专业建设与高端人才培养", 电子信息教育高端论坛, 中国深圳, 2019年12月14-15日.

刘俊杰, “集成电路现况, 前景, 与高校教育发展思维”, 广州新经济峰会, 中国广州, 2020年8月26-27日.-----

J. J. Liou, “On-chip spiral inductor design and modeling for RF applications,” International Conference on Science, Engineering, Vocational Education, and Novelty, Penghu, Taiwan, Nov. 5-8, 2020.

J. J. Liou, “Electrostatic discharge protection of modern and future integrated circuits: challenges and solutions,” International Conferences on Electron Devices and Applications, Nanjing, China, Aug. 14-16, 2021.-----

J. J. Liou, “Microelectronics: current status, outlook, and reliability issues,” IEEE International Symposium on Next-Generation Electronics, Wuxi, China, Oct. 20-23, 2022.

#### **e)-2 Contributed Papers**

1. F. A. Lindholm, M. K. Chen, B. S. Wu, J. J. Liou, and T. W. Jung, "Modeling of carrier propagation delay and forwardvoltage spacechargelayer capacitance in bipolar transistors," Semiconductor Research Corporation Topical Research Conf., Gainesville, FL, May 2728, 1987.
2. J. J. Liou and F. A. Lindholm, "Emitterbase junction capacitance of heterojunction bipolar transistors," IEEE Bipolar Circuits and Technology Meeting, 87CH25098, pp. 160163, Minneapolis, MN, Sept. 2122, 1987.
3. J. J. Liou and F. A. Lindholm, "A forwardvoltage capacitance model for junction spacecharge layers in heterojunction bipolar devices," Compound Semiconductor Topical Conference, Gainesville, FL, Oct. 2628, 1987.
4. J. J. Liou and J. S. Yuan, "Compact bipolar transistor model for onedimensional circuit simulation," IEEE Southeastcon, Knoxville, Tennessee, April 1013, 1988.
5. J. J. Liou, J. S. Yuan, and W. R. Eisenstadt, "Twodimensional emitterbase junction capacitances for bipolar transistors circuit simulation," Workshop on Numerical Modeling of Processes and Devices for Integrated circuitsNUPAD II, San Diego, California, May 910, 1988.
6. W. Wong, R. S. Winton, and J. J. Liou, "Statistical sensitivity analysis of MOSFET integrated circuits using process database," IEEE Custom Integrated Circuits Conference, San Diego, CA, May 15-18, 1989.
7. J. J. Liou and J. S. Yuan, "An accurate bipolar transistor model for low-temperature circuit simulation," IEEE Custom Integrated Circuits Conference, San Diego, CA, May 15-18, 1989.
8. W. Wong, R. S. Winton, and J. J. Liou, "A method for simulating MOSFET-circuit sensitivity using SPICE," International Conference on Circuits and Systems, Nanjing, China, July 6-8, 1989.
9. J. J. Liou and W. Wong, "Investigation of built-in electric field effects on common-emitter current gain of heterojunction bipolar transistors," First DARPA Technical Meeting, Gainesville, Florida, Feb. 24, 1989.
10. J. J. Liou, W. Drafts, and J. S. Yuan, "Modeling the heterojunction bipolar transistor for circuit simulation," Eighth Biennial University/Government/Industry Microelectronics Symposium, Westborough, MA, June 12-14, 1989.

11. S. M. Knapp, D. C. Malocha, and J. J. Liou, "Solving the two-dimensional Poisson equation and its application to acoustic charge transport (ACT) devices," First Annual Florida Microelectronic Conference, Boca Raton, FL, May 10-11, 1989.
12. S. M. Knapp, D. C. Malocha, and J. J. Liou, "Modeling the charge injection in acoustic charge transport devices," IEEE Ultrasonics Symposium, Montreal, Canada, Oct. 3-6, 1989.
13. J. J. Liou, "Effects of base built-in field on the common-emitter current gain of heterojunction bipolar transistors," Second DARPA Technical Meeting, Tampa, Florida, Sept. 19, 1989.
14. J. J. Liou, W. W. Wong, and J. S. Yuan, "A study of base grading effect on the steady-state current gain of heterojunction bipolar transistors," IEEE Southeastcon, New Orleans, Louisiana, Apr. 1-4, 1990.
15. H. K. Brown, D. D. Cross, and J. J. Liou, "A neural network integrated circuit supporting programmable exponent and mantissa," IEEE Custom Integrated Circuits Conference, Boston, MA, May 13-16, 1990.
16. W. W. Wong, J. J. Liou, and J. Prentice, "A unified four-terminal JFET static model for circuit simulation," Twenty-First Pittsburgh Conference on Modeling & Simulation, Pittsburgh, PA, May 3-4, 1990.
17. J. S. Yuan and J. J. Liou, "An improved bipolar small-signal model for circuit simulation," Second Florida Microelectronics Conference, Melbourne, FL, May 10-11, 1990.
18. W. W. Wong, J. J. Liou, J. S. Prentice, "An accurate and comprehensive junction field-effect transistor static model for IC simulation," Second Florida Microelectronics Conference, Melbourne, FL, May 10-11, 1990.
19. S. M. Knapp, D. C. Malocha, and J. J. Liou, "A simple model for charge injection and transport in acoustic charge transport devices," Second Florida Microelectronics Conference, Melbourne, FL, May 10-11, 1990.
20. J. S. Yuan and J. J. Liou, "Interconnect noise analysis for Megabit DRAM's," IEEE VLSI Multilevel Interconnection Conference, Santa Clara, CA, June 12-14, 1990.
21. J. S. Yuan and J. J. Liou, "Parasitic capacitance effects of multilevel interconnects in DRAM circuits," IEEE VLSI Multilevel Interconnection Conference, Santa Clara, CA, June 12-14, 1990.
22. J. J. Liou, "Modeling and characterization of Gallium Arsenide heterojunction bipolar transistors," Eighth Annual DARPA/DSO Digital GaAs Review, Arlington, VA, Apr. 23-25, 1990.
23. J. S. Yuan and J. J. Liou, "Array noise for high-density dynamic RAM design," 33rd Midwest Symposium on Circuits and Systems, Calgary, Canada, Aug. 12-14, 1990.
24. J. S. Yuan and J. J. Liou, "An optimal latching waveform design for dynamic sense amplifiers," 33rd Midwest Symposium on Circuits and Systems, Calgary, Canada, Aug. 12-14, 1990.
25. S. M. Knapp, D. C. Malocha, and J. J. Liou, "The effects of non-constant epilayer doping on charge confinement, injection, and transport in acoustic charge devices," IEEE Ultrasonics Symposium, Honolulu, Hawaii, Dec. 4-7, 1990.

26. W. W. Wong, J. J. Liou, J. S. Yuan, and D. M. Wu, "Statistical sensitivity simulation of MOSFET integrated circuits for integrating design and testing," 9th Annual IEEE VLSI Test Symposium, Atlantic City, NJ, April 16-18, 1991.
27. J. S. Yuan, J. J. Liou, and D. M. Wu, "Testing the impact of process defects on ECL power-delay performance," 9th Annual IEEE VLSI Test Symposium, Atlantic City, NJ, April 16-18, 1991.
28. W. W. Wong and J. J. Liou, "Modeling the channel-length modulation coefficient for junction field-effect transistors," Twenty-Second Pittsburgh Conference on Modeling & Simulation, Pittsburgh, PA, May 2-3, 1991.
29. K. L. Jones and J. J. Liou, "The application of response surface and Taguchi methods to semiconductor process and device modeling," Twenty-Second Pittsburgh Conference on Modeling & Simulation, Pittsburgh, PA, May 2-3, 1991.
30. J. F. Posada, R. Miller, and J. J. Liou, "Modeling the soil moisture sensor using an automated data acquisition system," IEEE Industrial Applications Society 26th Annual Meeting and Conference, Dearborn, Michigan, Sept. 29-Oct. 4, 1991.
31. H. Shakouri and J. J. Liou, "Design and simulation of optically-driven photoconductive circuit elements," Twenty-Third Pittsburgh Conference on Modeling & Simulation, Pittsburgh, PA, Apr. 30-May 1, 1992.
32. D. Wuerz, J. J. Liou, M. Georgiopoulos, and C. Christodoulou, "Circuit design and simulation of adaptive resonance theory (ART) neural networks,," Twenty-Third Pittsburgh Conference on Modeling & Simulation, Pittsburgh, PA, Apr. 30-May 1, 1992.
33. K. L. Jones, M. Johnson, and J. J. Liou, "The comparison of response surface and Taguchi methods for multiple-response optimization using simulation," Thirteenth IEEE International Electronics Manufacturing Technology Symposium, Baltimore, MD, Sept. 28-30, 1992.
34. J. J. Liou, C. S. Ho, M. Georgiopoulos, G. L. Heileman, and C. Christodoulou, "Design and simulation of adaptive resonance theory (ART) neural networks," 1993 SPIE Conference on Applications of Artificial Neural Networks, Orlando, FL, Apr. 12-16, 1993.
35. C. S. Ho, J. J. Liou, and M. Georgiopoulos, "Design and simulation of analog circuits for adaptive resonance theory (ART) neural networks," 1993 Symposium on Semiconductor Modeling & Simulation, Taipei, Taiwan, Mar. 6-8, 1993.
36. C. S. Ho and J. J. Liou, "Design and simulation of an adaptive resonance theory (ART) neural network using compensated operational amplifiers," 1993 International Simulation Technology Conference, San Francisco, CA, Nov. 9-11, 1993.
37. C. I. Huang and J. J. Liou, "AlGaAs/GaAs heterojunction bipolar transistor reliability analysis and modeling," AlGaAs/GaAs HBT Reliability Workshop, Wright-Patterson AFB, Dayton, OH, Dec. 9, 1993.
38. C. S. Ho, D. L. Chen, A. Kager, and J. J. Liou, "A study of the current transport in AlGaAs/GaAs HBTs with graded and setback layers," IEEE Southcon, Orlando, FL, Mar. 29-31, 1994.
39. Ko-Ming Shih, D. P. Klemer, and J. J. Liou, "Prediction of GaAs MESFET process-induced variations using a device-physics-based analytical model," IEEE Southcon, Orlando, FL, Mar. 29-31, 1994.

40. A. Ortiz-Conde, F. J. Sanchez, J. J. Liou, J. Andrian, R. J. Laurence, and P. E. Schmidt, "A method to extract parameters in a generalized two-terminal device," IEEE Southcon, Orlando, FL, Mar. 29-31, 1994.
41. J. J. Liou, K. Parab, and C. I. Huang, "Base and collector leakage currents and their relevance to the reliability of AlGaAs/GaAs heterojunction bipolar transistors," IEEE International Reliability Physics Symposium, San Jose, CA, Apr. 11-14, 1994.
42. J. J. Liou, C. S. Ho, M. Georgiopoulos, and C. Christodoulou, "Circuit design and simulation of an adaptive resonance theory (ART) neural networks using compensated operational amplifiers," 1994 SPIE Conference on Applications of Artificial Neural Networks, Orlando, FL, Apr. 4-8, 1994.
43. C. Christodoulou, J. Huang, M. Georgiopoulos, and J. J. Liou, "Design of gratings and frequency selective surfaces using ARTMAP neural networks," 1994 SPIE Conference on Applications of Artificial Neural Networks, Orlando, FL, Apr. 4-8, 1994.
44. A. Kager, J. J. Liou, L. L. Liou, C. Huang, "A semi-numerical model for power AlGaAs/GaAs HBTs including self-heating and thermal-coupling effects," IEEE Power Electronics Specialists Conference, Taipei, Taiwan, June 20-24, 1994.
45. C. Christodoulou, J. Huang, M. Georgiopoulos, and J. J. Liou, "Applications of the ARTMAP neural network in the design of cascaded gratings and frequency selective surfaces," IEEE Symp. on Antenna and Propagation, Seattle, OR, June 1994.
46. C. S. Ho, J. J. Liou, M. Georgiopoulos, and C. Christodoulou, "Circuit implementation of ART1 memories using a mixed analog/digital approach," IEEE International Conference on Neural Networks, Orlando, FL, June 1994.
47. J. J. Liou and C. S. Ho, "Base transit time of submicron bipolar transistors including nonuniform base doping profile and high current effects," 1994 International Electron Devices and Materials Symposium, Taipei, Taiwan, July 13-15, 1994.
48. J. J. Liou, A. Kager, R. Narayanan, and A. Ortiz-Conde, "A numerical and comparative study of Si homojunction and AlGaAs/GaAs heterojunction bipolar transistors operating at high temperatures," International High Temperature Electronics Conference, Charlotte, NC, June 5-10, 1994.
49. A. Parthasarathy, J. J. Liou, A. Ortiz-Conde, and R. Petr, "Numerical analysis of dc and transient characteristics of  $n^+i-n^+$  optically-activated switches," SPIE Conference on Optically-Activated Switches, Boston, MA, Oct. 30-Nov. 1, 1994.
50. J. J. Liou, A. Ortiz-Conde, L. L. Liou, and C. I. Huang, "The thermal-avalanche behavior of AlGaAs/GaAs multi-emitter finger heterojunction bipolar transistors," Topical Workshop on Heterostructure Microelectronics, Tokyo, Japan, Aug. 17-19, 1994.
51. J. J. Liou, C. S. Ho, C. Christodoulou, and L. Chan, "Mixed analog/digital VLSI design and simulation of an adaptive resonance theory (ART) neural network architecture," SPIE Applications and Science of Artificial Neural Networks, Orlando, FL, Apr. 17-19, 1995.
52. Y. Yue, J. J. Liou, A. Ortiz-Conde, and F. Garcia Sanchez, "Modeling high-level free-carrier injection in advanced bipolar junction transistors," Fourth International Conference on Solid-State and Integrated-Circuit Technology, Beijing, China, Oct. 24-28, 1995.
53. A. Kager, J. J. Liou, and C. I. Huang, "A numerical study of the effects of base and collector structures on the performance of AlGaAs/GaAs multi-finger HBTs," Fourth

- International Conference on Solid-State and Integrated-Circuit Technology, Beijing, China, Oct. 24-28, 1995.
54. R. Narayanan, A. Ortiz-Conde, J. J. Liou, F. J. Garcia Sanchez, and A. Parthasarathy, "Effective channel length of submicron MOSFETs: numerical simulation, physical mechanisms, and extraction methods," Fourth International Conference on Solid-State and Integrated-Circuit Technology, Beijing, China, Oct. 24-28, 1995.
  55. J. J. Liou, C. I. Huang, and J. Barette, "Monitoring the AlGaAs/GaAs HBT current gain long-term instability based on noise and leakage current characteristics," 25th European Solid State Device Research Conference, Hague, Netherlands, Sept. 25-27, 1995.
  56. R. Narayanan, A. Ortiz-Conde, J. J. Liou, L. Golovanova, W. Wong, and F. J. Garcia Sanchez, "A model for the reverse short-channel effects in MOSFETs," First IEEE International Caracas Conference on Devices, Circuits, and Systems, Caracas, Venezuela, Dec. 12-14, 1995.
  57. F. J. Sanchez, A. Ortiz-Conde, G. De Mercato, J. J. Liou, and L. Recht, "Eliminating parasitic resistances in parameter extraction of semiconductor device models," First IEEE International Caracas Conference on Devices, Circuits, and Systems, Caracas, Venezuela, Dec. 12-14, 1995.
  58. A. Khan, R. Narayanan, I. Batarseh, J. J. Liou, and A. K. Kayyali, "Design characteristic curves for a zero voltage switching dc-to-ac converter," First IEEE International Caracas Conference on Devices, Circuits, and Systems, Caracas, Venezuela, Dec. 12-14, 1995.
  59. R. Narayanan, Z. Latif, A. Ortiz-Conde, J. J. Liou, et al., "On the reverse short-channel effects of submicron MOSFETs," IEEE Southcon, Orlando, FL, June 25-27, 1996.
  60. S. Sheu, J. J. Liou, and C. I. Huang, "Modeling the abnormal base current in post-burn-in AlGaAs/GaAs heterojunction bipolar transistors," IEEE Southcon, Orlando, FL, June 25-27, 1996.
  61. Y. Yue, J. J. Liou, and I. Batarseh, "Modeling the insulated gate bipolar transistor including the effects of high-level free carrier injection," IEEE Southeastcon, Tampa, FL, April 11-14, 1996.
  62. S. Sheu, J. J. Liou, and C. I. Huang, "Modeling the abnormal base current in post-burn-in AlGaAs/GaAs heterojunction bipolar transistors," IEEE International Reliability Physics Symposium, Dallas, TX, Apr. 29-May 2, 1996.
  63. C. S. Ho, J. J. Liou, S. Sheu, A. Parthasarathy, S. F. Lin, and C. I. Huang, "DC characteristics of AlGaAs/GaAs heterojunction bipolar transistors operating between 300 and 500 K," Third International High-Temperature Electronics Conference, Albuquerque, NM, June 12-14, 1996.
  64. J. J. Liou and C. I. Huang, "Effects of self-heating and thermal-coupling on the performance of AlGaAs/GaAs heterojunction bipolar transistors," IEEE Hong Kong Electron Device Meeting, Hong Kong, June 29-30, 1996.
  65. Z. Latif, A. Ortiz-Conde, J. J. Liou et al., "Failure of effective channel length extraction method due to the effects of relative doping level of source and drain in short-channel LDD MOSFETs," IEEE Hong Kong Electron Device Meeting, Hong Kong, June 29-30, 1996.
  66. A. Ortiz-Conde, J. J. Liou, et al., "On the physical mechanism contributing to the difference between drain and source resistances in short-channel MOSFETs," IEEE Hong



Kong Electron Device Meeting, Hong Kong, June 29-30, 1996.

67. W. Zhou, S. Sheu, J. J. Liou, and C. I. Huang, "Analysis of nonuniform current and temperature distributions in the emitter finger of AlGaAs/GaAs heterojunction bipolar transistors," 1996 International Electron Devices and Materials Symposium, Hsinchu, Taiwan, Dec. 16-20, 1996.

68. S. Sheu, J. J. Liou, and C. I. Huang, "An AlGaAs/GaAs HBT SPICE model capable for simulation of post-burn-in HBT circuits," 1996 International Electron Devices and Materials Symposium, Hsinchu, Taiwan, Dec. 16-20, 1996.

69. C. S. Ho, J. J. Liou, and S. F. Lin, "Modeling of DC characteristics and cutoff frequency for AlGaAs/GaAs HBTs operating between 300 and 500 K," 1996 International Electron Devices and Materials Symposium, Hsinchu, Taiwan, Dec. 16-20, 1996.

70. Y. Yue, J. J. Liou, and I. Batarseh, "A steady-state and transient IGBT model valid for all free-carrier injection conditions," 12th IEEE Applied Power Electronics Conference and Exposition, Atlanta, Georgia, Feb. 23-27, 1997.

71. S. Sheu, J. J. Liou, and C. I. Huang, "Current gain long-term instability of AlGaAs/GaAs HBT: physical mechanism and SPICE simulation," IEEE International Reliability Physics Symposium, Denver, CO, April 7-10, 1997.

72. A. Ortiz-Conde, E. Fernandes, J. J. Liou, M. Hassan, F. Sanchez, G. Mercato, and W. Wong, "On the extraction of the threshold voltage of MOSFETs," IEEE International Conference on Microelectronics, Nis, Serbia, Sept. 12-14, 1997.

73. Z. Latif, A. Ortiz-Conde, J. J. Liou, and F. Sanchez, "On the extraction of the effective channel length of MOSFETs," IEEE International Conference on Microelectronics, Nis, Serbia, Sept. 12-14, 1997.

74. F. Schwierz, M. Roschke, J. J. Liou, and G. Paasch, "Theoretical investigation of the electrical behavior of SiC-MESFETs for microwave power amplification," International Conference on Silicon Carbide, III-Nitrides and Related Compounds, Stockholm, Sweden, Sept. 10-12, 1997.

75. R. Langford and J. J. Liou, "Negative binomial yield model parameter extraction using wafer probe bin map data," IEEE Hong Kong Electron Device Meeting, Kong Kong, Aug. 30, 1998.

76. A. Ortiz-Conde, J. Rodriguez, F. J. Garcia Sanchez, J. J. Liou, and J. Muci, "On the definition of the threshold voltage of MOSFETs," 43rd International Scientific Colloquium, Ilmenau, Germany, Sept. 21-24, 1998.

77. X. Cao, J. McMacken, K. Stiles, P. Layman, J. J. Liou, and A. Ortiz-Conde, "An efficient and accurate method for the parameter extraction of VBIC95 bipolar transistor model," 1998 International Electron Devices and Material Symposium, Taiwan, Dec. 20-23, 1998.

78. A. Ortiz-Conde, J. J. Liou, F. J. Garcia Sanchez, O. Montilla Castillo, Md. Hassan, and G. De Mercato, "Eliminating the effects of series resistance on the extraction of the effective channel length of MOSFETs," 1998 International Electron Devices and Material Symposium, Taiwan, Dec. 20-23, 1998.

79. A. Ortiz-Conde, Y. Ma, J. Thomson, E. Santos, J. J. Liou, F. J. Garcia Sanchez, M. Lei, J. Finol, and P. Layman, "Parameter extraction using lateral and vertical optimization," IEEE International Conference on Microelectronics, Nis, Yugoslavia, Oct. 19-22, 1999.

80. F. J. Garcia Sanchez, A. Ortiz-Conde, J. A. Salcedo, J. J. Liou, and Y. Yue, "Extraction of

- the bulk-charge effect parameter in MOSFETs,” IEEE International Conference on Microelectronics, Nis, Yugoslavia, Oct. 19-22, 1999.
81. F. J. Garcia Sanchez, A. Ortiz-Conde, J. A. Salcedo, J. J. Liou, and Y. Yue, “Extraction of the bulk-charge effect parameter in submicron MOSFETs based on SPICE simulation, device simulation, and measurements,” IEEE Silicon Nanoelectronics Workshop, Kyoto, Japan, June 12-13, 1999.
  82. F. J. Garcia Sanchez, A. Ortiz-Conde, G. De Mercato, J. Salcedo, J. J. Liou, Y. Yue, and J. Finol, “Extracting the threshold voltage from the subthreshold to strong inversion transition region of MOSFETs,” Design of Circuits and Integrated Systems Conference, Palma de Mallorca, Spain, Nov. 16-19, 1999.
  83. R. V. Rao, T. C. Chong, L. S. Tan, W. S. Lau, and J. J. Liou, “A physical analytical model for LT-GaAs and LT-AlGaAs MISFET devices,” IEEE Hong Kong Electron Device Meeting, Hong Kong, June 26, 1999.
  84. R. V. Rao, T. C. Chong, L. S. Tan, W. S. Lau, and J. J. Liou, “Modeling of LT-GaAs and LT-AlGaAs MISFET devices,” European GaAs and III-V Compounds Application Symposium, Munich, Germany, Oct. 6-9, 1999.
  85. A. Rezazadeh, S. Bashar, H. Sheng, F. Amin, L. Cattani, and J. J. Liou, “Bias and temperature stress reliability of InGaP/GaAs HBTs,” IEEE International Reliability Physics Symposium, San Jose, CA, April 10-13, 2000.
  86. J. Vinson and J. J. Liou, “A new model for aluminum interconnect fusing caused by EOS and ESD,” IEEE International Caracas Conference on Devices, Circuits, and Systems, Cancun, Mexico, Mar. 15-17, 2000.
  87. Q. Zhang, J. J. Liou, J. McMacken, K. Stiles, J. Thomson, and P. Layman, “An efficient and practical MOS statistical model for digital applications,” IEEE International Symposium on Circuits and Systems, Geneva, Switzerland, May 28-31, 2000.
  88. J. C. Lee, R. Young, J. J. Liou, G. D. Croft, and J. C. Bernier, “An improved experimental setup for electrostatic discharge measurements based on the transmission line pulsing technique,” Electrostatic Society Annual Conference, St. Catharines, Canada, June 18-21, 2000.
  89. J. C. Lee, A. Hoque, G. D. Croft, J. J. Liou, R. Young, and J. C. Bernier, “A method for determining a transmission line pulse shape that produces equivalent results to human body model test methods,” Electrical Overstress/Electrostatic Discharge Symposium, Anaheim, CA, Sept. 26-28, 2000.
  90. M. Shen, M. Cheng, and J. J. Liou, “A generalized finite element method for hydrodynamic modeling of short-channel devices,” IEEE International Workshop on Computational Electronics, Glasgow, UK, May 20-24, 2000.
  91. M. Shen, W. K. Yip, M. Cheng, and J. J. Liou, “An upstream flux splitting method for hydrodynamic modeling of deep submicron devices,” IEEE International Workshop on Computational Electronics, Glasgow, UK, May 20-24, 2000.
  92. Q. Zhang, J. J. Liou, J. McMacken, K. Stiles, J. Thomson, and P. Layman, “Statistical modeling of MOS devices and ICs based on end-of-line manufacturing data,” Semiconductor Manufacturing Technology Workshop, Hsinchu, Taiwan, June 14-15, 2000.

93. J. J. Liou and G. Croft, "University and industry education/research collaboration on electrostatic discharge in microelectronics devices," International Conference on Engineering Education, Taipei, Taiwan, Aug. 14-18, 2000.
94. J. C. Lee, R. Young, J. J. Liou, G. D. Croft, and J. C. Bernier, "An improved transmission line pulsing (TLP) setup for electrostatic discharge (ESD) testing in semiconductor devices and ICs," IEEE International Conference on Microelectronic Test Structures, Kobe, Japan, Mar. 19-22, 2001.
95. R. Langford and J. J. Liou, "Application and validation of a new robust windowing method for the Poisson yield method," IEEE Advanced Semiconductor Manufacturing Conference, Munich, Germany, April 23-25, 2001.
96. A. Ortiz-Conde, F. J. Sanchez, A. Cerdeira, M. Estrada, D. Flandre, and J. J. Liou, "A procedure to extract mobility degradation, series resistance and threshold voltage of SOI MOSFETs in the saturation region," Sixth International Conference on Solid-State and Integrated-Circuit Technology, Shanghai, China, Oct. 22-25, 2001.
97. J. J. Liou and Q. Zhang, "Statistical modeling of MOS devices for parametric yield prediction," International Conference on Solid State Devices and Materials, Nagoya, Japan, Sept. 17-19, 2002.
98. Z. Cui, J. J. Liou, Y. Yue, and H. Wong, "Substrate current, gate current and lifetime prediction of deep-submicron nMOS devices," Advanced Workshop on Frontier Electronics, Aruba, Netherlands, Dec. 17-22, 2004.
99. J. J. Liou, "Novel and robust electrostatic discharge protection in CMOS technology," 2005 Workshop on Accelerated Stress Testing & Reliability, Austin, TX, Oct. 3-5, 2005.
100. Y. Fu, H. Wong, and J. J. Liou, "Modeling of low-frequency noise in junction field-effect transistor with self-aligned planar technology," IEEE Conference on Electron Devices and Solid-State Circuits, Hong Kong, Dec. 19-21, 2005.
101. J. Salcedo, Z. Liu, J. J. Liou, and J. Vinson, "Computer-aided design methodology for electrostatic discharge protection applications," IEEE International Caribbean Conference on Devices, Circuits and Systems, Carmen, Mexico, April 26-28, 2006.
102. L. Lou and J. J. Liou, "Comprehensive compact model of SCR for CDM ESD applications," IEEE Conference on Electron Devices and Solid-State Circuits, Tainan, Taiwan, Dec. 19-21, 2007.
103. L. Lou and J. J. Liou, "A novel low-trigger and high-holding voltage SCR without externally-assisted circuitry for area-efficient on-chip ESD protection", 2007 International Semiconductor Device Research Symposium, University of Maryland, MD, Dec. 12-14, 2007.
104. Q. Cui, Y. Han, J. J. Liou, and S. Dong, "Robustness evaluation of ESD protection devices in NMES using a novel TCAD methodology," IEEE International Conference on Nano/Micro Engineered and Molecular Systems, Sanya, China, Jan. 6-9, 2008.
105. L. Lou and J. J. Liou, "A comprehensive compact SCR model for CDM ESD circuit simulation," IEEE International Reliability Physics Symposium, Phoenix, AZ, April 27-30, 2008.
106. M. X. Huo, Y. Han, S. R. Dong, J. J. Liou, K. B. Ding, X. Y. Du, Q. Cui, and D. H. Huang, "Investigation on turn-on speeds of different devices for electrostatic discharge

- protection with transmission-line pulse testers,” IEEE International Nanoelectronics Conference, Shanghai, China, Mar. 24-27, 2008.
107. S. Malobabić, D. F. Ellis, J. A. Salcedo, P. Zhou, J. J. Hajjar, and J. J. Liou, “Gate oxide evaluation under very fast transmission line pulse (VFTLP) CDM-type stress” IEEE International Caribbean Conference on Devices, Circuits, and Systems, Cancun, Mexico, April 28-April 30, 2008.
  108. X. Liu, J. J. Liou, and J. Yuan, “Circuit-Level Reliability Study of InGaP/GaAs Heterojunction Bipolar Transistor Based RF Power Amplifier,” European Symposium on Reliability of Electron Devices, Failure Physics and Analysis, Maastricht, Netherlands, Sept. 29-Oct. 2, 2008.
  109. X. Liu, J. J. Liou, and J. Yuan, “Study of Electrothermal Stress Effect on RF Performance of InGaP/GaAs Heterojunction Bipolar Transistor-Based Low-Noise Amplifier,” Compound Semiconductor IC Symposium, Monterey, CA, Oct. 12-15, 2008.
  110. S. Malobabić, D. F. Ellis, J. A. Salcedo, P. Zhou, J. J. Hajjar, and J. J. Liou, “Very fast transient simulation and measurement methodology for ESD technology development,” IEEE International Reliability Physics Symposium, Montreal, Canada, April 26-30, 2009.
  111. D. F. Ellis, S. Malobabić, J. J. Hajjar, and J. J. Liou, “Prediction of gate dielectric breakdown in CDM timescale utilizing very fast transmission line pulsing,” IEEE International Reliability Physics Symposium, Montreal, Canada, April 26-30, 2009.
  112. B. Aliaj, J. J. Liou, and V. Vashchenko, “2.5-dimensional simulation for analyzing power arrays subject to ESD stresses,” EOS/ESD Symposium, Anaheim, CA, Aug. 30-Sept. 4, 2009.
  113. F. J. Garcia-Sanchez, J. Muci, D. C. L. Munoz, A. D. Latorre, A. Ortiz-Conde, C. Ho, and J. J. Liou, “Extraction of MOSFET model parameters from the measured source-to-drain resistance,” Symposium on Microelectronics Technology and Devices, Natal, Brazil, Aug. 31-Sept. 3, 2009.
  114. Y. Zhou, J. J. Hajjar, A. Olney, D. Ellis, and J. J. Liou, “A new method to evaluate effectiveness of CDM ESD protection,” EOS/ESD Symposium, Reno, NV, Oct. 3-Oct. 8, 2010.
  115. S. Malobabić, D. F. Ellis, J. A. Salcedo, P. Zhou, J. J. Hajjar, and J. J. Liou, “A new ESD design methodology for high voltage DMOS applications,” EOS/ESD Symposium, Reno, NV, Oct. 3-Oct. 8, 2010.
  116. B. Aliaj, V. Vashchenko, Philipp Lindorfer, Andrew Tcherniaev, and J. J. Liou, “Study of DeMOS power arrays in ESD operation regimes,” EOS/ESD Symposium, Reno, NV, Oct. 3-Oct. 8, 2010.
  117. W. Liu and J. J. Liou, “Characterization of nanowire field-effect transistors subject to ESD stresses,” IEEE International Symposium on Physical and Failure Analysis of Integrated Circuits, Singapore, July 5-July 9, 2010.
  118. Q. Cui, J. J. Liou, and S. Zhang, “A novel electrostatic discharge protection circuit in D-mode pHEMT technology,” IEEE Compound Semiconductor IC Symposium, San Diego, CA, Oct. 14-17, 2012.
  119. Q. Cui and J. J. Liou, “Novel drainless multi-gate pHEMT for ESD protection in GaAs technology,” IEEE International Reliability Physics Symposium, Monterey, CA, April

- 14-18, 2013.
120. S. Luo, J. Salcedo, J. J. Hajjar, and J. J. Liou, "Integrated circuits human metal model characterization at wafer level," International Electrostatic Discharge Workshop, Warrenton, VA, May 20-23, 2013.
  121. N. X. Huang, J. J. Liou, and D. G. Liu, "Integrated amorphous-Si TFT circuits for gate drivers on LCD panels," IEEE International Conference on ASIC, Shenzhen, China, Oct. 28-31, 2013.
  122. Z. Wang and J. J. Liou, "Evaluation of geometry layout and metal pattern to optimize ESD performance of silicon controlled rectifier," IEEE International Reliability Physics Symposium, Kona, Hawaii, June 2-7, 2014.
  123. B. Aliaj, V. Vashchensko, and J. J. Liou, "Overcoming nonuniform multi-finger turn-on in HV DIACs using local poly-ballasting," EOS/ESD Symposium, Anaheim, CA, Aug. 30-Sept. 4, 2014.
  124. R. C. Sun, Z. Wang, R. L. Yang, M. Klebanov, J. J. Liou, M. S. Shiau, and D. G. Liu, "No-overshoot silicon-controlled rectifier with embedded gated diodes for high-speed ESD protection," Taiwan ESD and Reliability Conference, Hsinchu, Taiwan, Nov. 11-13, 2015.
  125. A. Dong, J. J. Liou, et al., "A new solution for high speed I/O ESD protection based on SCR diodes," IEEE International Nanoelectronic Conference, Chengdu, China, May 9-11, 2016.
  126. W. Liang, J. J. Liou, et al., "Analysis of ESD characteristics of SCR devices operating under different ambient temperatures," IEEE International Nanoelectronic Conference, Chengdu, China, May 9-11, 2016.
  127. M. Maio, J. J. Liou, et al., "Investigation of forward transient characteristics of vertical bulk GaN diodes," IEEE International Nanoelectronic Conference, Chengdu, China, May 9-11, 2016.
  128. L. He, J. J. Liou, et al., "Embedded shunt diode pair to suppress overshoot voltage," IEEE International Reliability Physics Symposium, Monterey, CA, April 2-6, 2017.
  129. A. Dong, J. J. Liou, et al., "Heterogeneous stacking silicon-controlled rectifiers with improved ESD performance," IEEE International Reliability Physics Symposium, Chengdu, China, July 4-7, 2017.
  130. Z. Yang and J. J. Liou, "2xVDD-tolerant ESD detection circuits in 90-nm CMOS process," IEEE International Symposium on Next-Generation Electronics, Taipei, Taiwan, May 7-9, 2018.
  131. Z. Yang and J. J. Liou, "Impact of gate structure on ESD characteristics of tunnel field-effect transistors," IEEE International Symposium on Next-Generation Electronics, Taipei, Taiwan, May 7-9, 2018.
  132. L. Chen, F. Du, Z. Liu, J. Liou, and L. Zhang, "Novel diode-triggered SCR with suppressed multiple triggering for ESD applications," IEEE International Conference on Electron Devices and Solid-State Circuits, Shenzhen, China, June 6-8, 2018.
  133. M. Yao, Y. Wang, Z. Wu and J. J. Liou, "A low power trimming-free relaxation oscillator with process and temperature compensation," 2019 8th International Symposium on Next Generation Electronics (ISNE), Zhengzhou, China, Oct. 14-16, 2019.

**f) Other Publications**

J. J. Liou and C. C. Lee (editors), *Proceedings of Third Annual Conference of Chinese-American Scholars Association of Florida*, June 19-21, 1992, Miami, Florida.

J. J. Liou (editor), *Newsletter of the Chinese-American Association of Central Florida*, 1993-1994.

**Invited Tutorials/Seminars/Presentations**

1. "Current status and future trend of AlGaAs/GaAs HBTs," National Taiwan University, Taipei, Taiwan, 1991.
2. "Modeling the AlGaAs/GaAs HBT with a graded base layer," National Chiao-Tong University, Taipei, Taiwan, 1992.
3. "Testing model for bipolar junction transistors," IBM, Boca Raton, Florida, 1993.
4. "Neural networks: its design and applications," Harris Semiconductor Corp., Melbourne, Florida, 1993.
5. "Modeling and simulation of AlGaAs/GaAs HBTs," Wright Lab., Wright-Patterson Air Force Base, Ohio, 1993.
6. "Optimization of CMOS process," AT&T Microelectronics, Orlando, Florida, 1993.
7. "Thermal effects on the performance of power AlGaAs/GaAs HBTs," Sharp Corporation, Nara, Japan, 1993.
8. "AlGaAs/GaAs HBTs: an overview," National Cheng-Kung University, Tainan, Taiwan, 1994.
9. "Leakage currents of AlGaAs/GaAs HBTs," National Central University, Taipei, Taiwan, 1994.
10. "Advanced semiconductor device physics and modeling," National Singapore University, Singapore, 1995.
11. "Semiconductor device physics: an overview," Technical University Ilmenau, Ilmenau, Germany, 1995.
12. "Two-dimensional simulation of AlGaAs/GaAs HBTs," Tsinghua University, Beijing, China, 1995.
13. "Device physics and modeling of CMOS," MOSEL Semiconductor, Taipei, Taiwan, 1995.
14. "MOSFET parameter extraction based on two-dimensional device simulation," AT&T Microelectronics, Orlando, 1995.
15. "MOSFET simulation using device simulator," IEEE Hong Kong Electron Device Society Meeting, Hong Kong, Jan. 28, 1997.
16. "Computer-aided design for microelectronics: an overview," National Yunlin University of Science & Technology, Taiwan, Dec. 1998.
17. "Reliability of AlGaAs/GaAs HBTs," Hitachi Corp., Tokyo, Japan, June 1999.
18. "Research activities in microelectronics at University of Central Florida," Tsinghua University, Beijing, China, April 1999.
19. "Research activities in microelectronics at University of Central Florida," Fudan University, Shanghai, China, April 1999.
20. "Device simulation and parameter extraction of MOSFETs," Silicon Manufacturing

- Partners, Singapore, July 1999.
21. "Research activities in microelectronics at University of Central Florida," United Silicon Integrated Corp., Taiwan, June 1999.
  22. "Reliability of AlGaAs/GaAs HBTs: modeling and characterization," Thomson-CSF Corp, Paris, France, Nov. 1999.
  23. "Computer-aided design for microelectronics devices and ICs," National Chi Nan University, Taiwan, June 2000.
  24. "Statistical modeling of MOS devices and ICs," National Taiwan University, Taiwan, June 2000.
  25. "Simulation and parameter extraction of semiconductor devices," Chongqing University, Chongqing, China, June 2000.
  26. "Electrostatic discharge in semiconductor devices: improved measurement technique and SPICE modeling," Conexant Systems, Inc., Oct. 2000.
  27. "Overview of electrostatic discharge in microchips," IEEE Singapore Section, Singapore, Jan. 2001.
  28. "Evolution and current status of RF/microwave semiconductor devices," IEEE Hong Kong Section, Jan. 2001.
  29. "Evolution and current status of RF/microwave semiconductor devices," Nanjing University, Nanjing, China, Jan. 2001.
  30. "Evolution and current status of RF/microwave semiconductor devices," Huazhong University of Science & Technology, Wuhan, China, Jan. 2001.
  31. "Overview of RF/microwave semiconductor devices and applications," Tsinghua University, Beijing, China, May 2001.
  32. "Electrostatic discharge protection for RF microchips," Intel Corp., Sacramento, CA, Aug. 2001.
  33. "Progress in RF semiconductor devices," Conexant Systems, Inc., Orange County, CA, Aug. 2001.
  34. "RF transistors and circuits: a historical prospect," IEEE Korea Section, Seoul, Korea, Sept. 2001.
  35. "SPICE modeling of electrostatic discharge (ESD) in microchips," University of Nevada, Las Vegas, NV, Oct. 2001.
  36. "Recent advances in RF semiconductor devices," University degli Studi di Rome, Rome, Italy, Nov. 2001.
  37. "Reliability of AlGaAs/GaAs and InGaP/GaAs heterojunction bipolar transistors," IBM, Fishkill, NY, Dec. 2001.
- "RF/microwave transistors: evolution, current status, and future trend," IEEE United Kingdom Section, London, UK, Feb. 2002.
- "Recent advances in RF/microwave transistors," IEEE Taiwan Section, Tainan, Taiwan, June 2002.
- "Recent advances in RF/microwave transistors," IEEE Singapore Section, Singapore, June 2002.
- "Overview of modern transistors for RF applications," IEEE Orlando Section, Orlando, Florida, April 2003.
- "Modeling of junction field-effect transistors for computer-aided design," Semiconductor

Research Corp., Raleigh, North Carolina, June 2003.

“Electrostatic discharge (ESD) protection for microchips,” IEEE Orlando Section, Orlando, Florida, Sept. 2003.

“Design and optimization of ESD protection structures for RF applications,” IEEE Korea Section, Seoul, Korea, Sept. 2003.

“Evolution and recent advances in RF transistors,” IEEE Switzerland Section, Zurich, Switzerland, Oct. 2003.

“RF CMOS: recent advances and future applications,” Promos Corporation, Hsinchu, Taiwan, Oct. 2003.

“Evolution and recent advances in RF transistors,” IEEE Mexico Section, Mexico City, Mexico, Nov. 2003.

“RF CMOS: recent advances and future applications,” IEEE Venezuela Section, Caracas, Venezuela, Feb. 2004.

“High-speed semiconductor devices: an overview,” National Cheng Kung University, Tainan, Taiwan, June 2004.

“On-chip spiral inductor for RF applications,” IEEE Singapore Section, Singapore, July 2004.

“Overview of recent progress in RF transistors,” IEEE Vancouver ED Chapter, Vancouver, Canada, Sept. 2004.

“On-chip spiral inductors for RF applications,” IEEE Hong Kong ED Chapter, Hong Kong, Jan. 2005.

“Reliability modeling of MOS devices and circuits,” Taiwan Semiconductor Manufacturing Co., Hsinchu, Taiwan, June 2005.

“Modeling of spiral inductor for RF applications,” Freescale Semiconductor, Phoenix, AZ, Aug. 2005.

“Spiral inductors for RF applications,” Peking University, Beijing, China, Dec. 2005.

“Recent progress in RF CMOS,” University of Calgary, Calgary, Canada, Sept. 2006.

“Electrostatic discharge protection in CMOS technology,” Simon Fraser University, Vancouver, Canada, Sept. 2006.

“Electrostatic discharge protection in CMOS technology,” Samsung, Seoul, Korea, April 2007.

“Electrostatic discharge protection in CMOS technology,” LG Electronics, Seoul, Korea, Mar. 2007.

“Advanced ESD protection in CMOS technology,” Tsinghua University, Beijing, China, June 2007.

“Model development of junction field-effect transistors,” National Semiconductor, San Jose, CA, Dec. 2007.

“ESD protection based on silicon controlled rectifier,” IBM, Fishkill, NY, Dec. 2007.

“Recent advances in RF electronics,” Panasonic Research Center, Osaka, Japan, Mar. 2008.

“Compact modeling for ESD applications,” IMEC, Brussels, Belgium, Oct. 2008.

“Electrostatic discharge protection solutions in Si nanowire technology,” Seoul National University, Seoul, Korea, April 2009.

“Compact modeling of semiconductor devices for ESD applications,” Peking University,



Beijing, China, May 2009.

“Electrostatic discharge protection solutions for low-voltage IC’s,” National Semiconductor, San Jose, CA, July 2009.

“Electrostatic discharge challenges in nanowire technology,” National Ilan University, Taiwan, Dec. 2009.

“Electrostatic discharge challenges in nanowire technology,” Columbia University, New York, NY, Jan. 2010.

“Electrostatic discharge challenges in nanowire technology,” Carnegie Mellon University, Pittsburgh, PA, Jan. 2010.

“ESD protection solutions in CMOS technology,” Imperial College, London, UK, Jan. 2010.

“ESD protection solutions for modern and future integrated circuits,” China Academic of Science, Beijing, China, May 2010.

“ESD protection solutions for modern and future integrated circuits,” Qingdao University, Qingdao, China, May 2010.

“Design, Characterization and modeling of ESD protection solutions in CMOS technology,” Global Foundries, Singapore, Nov. 2010.

“Challenges in ESD protection for emerging organic technology,” University of Tokyo, Tokyo, Japan, Jan. 2011.

“Outlook and challenges of electrostatic discharge protection of modern and future integrated circuits,” University of California Berkeley, Berkeley, CA, April, 2011.

“Outlook and challenges of electrostatic discharge protection of modern and future integrated circuits,” University of Manchester, Manchester, United Kingdom, Oct. 2011.

“ESD protection solutions for modern and future integrated circuits,” University of Glasgow, Glasgow, United Kingdom, Nov. 2011.

“Outlook and challenges of electrostatic discharge protection of modern and future integrated circuits,” Stanford University, Palo Alto, CA, Feb. 2012.

“Recent development on electrostatic discharge protection of RF integrated circuits,” National Dong-Hua University, Hualien, Taiwan, Mar. 2012.

“Recent development on electrostatic discharge protection of RF integrated circuits,” IHP Microelectronics, Berlin, Germany, Aug. 2012.

“Recent development on electrostatic discharge protection of RF integrated circuits,” Peking University, Beijing, China, Oct. 2012.

“ESD protection of modern and future integrated circuits: an overview,” Nanyang Technological University, Singapore, Jan. 2013.

“Recent development on electrostatic discharge protection of RF integrated circuits,” University of Edinburgh, United Kingdoms, April 2013.

“Electrostatic discharge protection in Si BCD and GaN technologies,” Taiwan Semiconductor Manufacturing Corp., Hsinchu, Taiwan, Aug. 2013.

“Electrostatic discharge protection in Si BiCMOS/BCD, GaAs, and GaN technologies,” Dongbu Semiconductor, Seoul, Korea, Dec. 2013.

“Outlook and challenges of electrostatic discharge protection of modern and future integrated circuits,” Canadian University of Dubai, United Arab of Emirate, Feb. 2014.

“Essence of electrostatic discharge protection solutions of RF integrated circuits,”

- Columbia University, New York, NY, April 2014.
- “Electrostatic discharge protection of integrated circuits: characterization and development,” Apple Inc., Cupertino, CA, Sept. 2014.
- “Electrostatic discharge protection of integrated circuits: characterization, modeling and design,” Qualcomm, San Diego, CA, Mar. 2015
- “Electrostatic discharge protection of integrated circuits: characterization, modeling and design,” ON Semiconductor, San Jose, CA, Mar. 2015
- “Overview of electrostatic discharge protection solutions of RF integrated circuits,” University of Manchester, Manchester, U.K., April 2015.
- “New methodology for system-level discharge protection characterization,” Fujitsu Co., Tokyo, Japan, Aug. 2015.
- “Compact modeling of MOS junction failure subject to ESD stresses,” Hong Kong University of Science and Technology, Hong Kong, China, Aug. 2015.
- “Electrostatic discharge protection in emerging technologies,” Tel Aviv University, Tel Aviv, Israel, Mar. 2016.
- “Electrostatic discharge protection in 28-nm CMOS technology node and beyond,” Peking University, China, May 2016.
- “Electrostatic discharge protection in 28-nm CMOS technology and beyond,” Advanced Micro Devices, Austin, Texas, June 2016.
- “Electrostatic discharge protection in 28-nm CMOS technology and beyond,” Hong Kong University, Hong Kong, China, Aug. 2016.
- “Electrostatic discharge protection in high-voltage BCD technologies,” Himax, Tainan, Taiwan, Dec. 2016.
- “Outlook and Challenges of electrostatic discharge protection in emerging technologies,” Beijing Jiaotong University, Beijing, China, Dec. 2017.
- “Development of Robust ESD Protection Solutions Based on Silicon-Controlled Rectifier,” NXP Semiconductor, Hamburg, Germany, April 2018.